BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Marketing EDA - ECPv6.18.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Marketing EDA
X-ORIGINAL-URL:https://marketingeda.com
X-WR-CALDESC:Events for Marketing EDA
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20200308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20201101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20210314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20211107T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20220313T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20221106T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Asia/Tokyo
BEGIN:STANDARD
TZOFFSETFROM:+0900
TZOFFSETTO:+0900
TZNAME:JST
DTSTART:20200101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20200308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20201101T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20210314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20211107T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211208T100000
DTEND;TZID=America/Los_Angeles:20211208T110000
DTSTAMP:20211130T072046Z
CREATED:20211129T233007Z
LAST-MODIFIED:20211130T072046Z
UID:3773-1638957600-1638961200@marketingeda.com
SUMMARY:PCIe 6.0 From IP to Interconnect in High-Performance Computing
DESCRIPTION:ABSTRACT: \nPCI Express (PCIe) is one of the most popular interface technologies in the world. Interconnects for high-performance computing (HPC) in the data center\, cloud and AI edge continue to increase in speed and density. System architects\, SoC designers\, PCB developers and SI engineers are challenged as never before to implement bleeding edge solutions. \nIn this webinar\, technical experts from Synopsys and Samtec will discuss the latest developments in next-generation PCIe 6.0 solutions and demonstrate interoperable technology from IP to interconnect in HPC. Additionally\, practical signal channel design techniques and connectivity options will be highlighted. \nPRESENTERS: \nMadhumita Sanyal \nSynopsys\, Sr. Staff Technical Marketing Manager Madhumita Sanyal is a Senior Staff Technical Marketing Manager for Synopsys’ high-speed SerDes PHY IP portfolio. She has over 16 years of experience in design and application of ASIC WLAN products\, logic libraries\, embedded memories\, and mixed-signal IP. Madhumita holds a Master of Science degree in Electrical Engineering from San Jose State University and LEAD from Stanford Graduate School of Business. \nMatthew Burns \nSamtec\, Technical Marketing Manager Matthew Burns develops go-to-market strategies for Samtec’s Silicon to Silicon solutions. Over the course of 20+ years\, he has been a leader in design\, technical sales and marketing in the telecommunications\, medical and electronic components industries. Mr. Burns holds a B.S. in Electrical Engineering from Penn State University. *This webinar is in partnership with SemiWiki\, Samtec\, and Synopsys
URL:https://marketingeda.com/event/pcie-6-0-from-ip-to-interconnect-in-high-performance-computing/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/webp:https://marketingeda.com/wp-content/uploads/synopsys-december-8-2021.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211205T080000
DTEND;TZID=America/Los_Angeles:20211210T170000
DTSTAMP:20210903T183636Z
CREATED:20210903T183636Z
LAST-MODIFIED:20210903T183636Z
UID:3194-1638691200-1639155600@marketingeda.com
SUMMARY:58th Design Automation Conference
DESCRIPTION:The Design Automation Conference (DAC) is the premier event devoted to the design and design automation of electronic systems and circuits.\nDAC focuses on the latest methodologies and technology advancements in electronic design.\nThe 58th DAC will bring together researchers\, designers\, practitioners\, tool developers\, students and vendors.
URL:https://marketingeda.com/event/58th-design-automation-conference/
LOCATION:Moscone Center\, 747 Howard Street\, San Francisco\, CA\, 94103\, United States
CATEGORIES:Conference,EDA,IP,Workshop
ATTACH;FMTTYPE=image/png:https://marketingeda.com/wp-content/uploads/58dac.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211202T090000
DTEND;TZID=America/Los_Angeles:20211202T100000
DTSTAMP:20211112T052726Z
CREATED:20211112T052726Z
LAST-MODIFIED:20211112T052726Z
UID:3718-1638435600-1638439200@marketingeda.com
SUMMARY:How to Sign Off a 10 Billion+ Transistor Design in the Cloud
DESCRIPTION:Advanced semiconductor applications such as artificial intelligence / machine learning (AI/ML) and graphic processing units (GPUs) fully leverage dense\, advanced-node technology to push the extreme limits of design size. To signoff such large designs\, engineers are increasingly relying on distributed compute methods to accelerate the signoff analysis. Furthermore\, given lack of scalability of on-premises compute resources\, designers are migrating towards cloud-based solutions to solve their peak compute demand and meet their aggressive tapeout schedules. \nIn this CadenceTECHTALK\, TSMC + Microsoft + Cadence will present a signoff methodology optimized for giga-scale class (10 billion+ transistor) designs and tailored for execution on cloud-based infrastructure. The talk will feature the Cadence® Tempus™ Timing Signoff Solution’s STA signoff tool and CloudBurst™ platform\, as well as Microsoft Azure’s latest offerings suited for EDA workloads. \n\n\n\n\n\nFeatured Speakers \n\n\n\n\n\n\n\n\n\n\nVivian Jiang & Kurt Chiang\,\nTechnical Managers\,\nTSMC \n\n\n\n\n\n\n\n\nBrandon Bautz\, Sr. Group Director Product Management\, Cadence \n\n\n\n\n\n\n\n\nPrashant Varshney\, Sr. Director Product Management\, Microsoft \n\n\n\n\n\n\n\n\nKetan Joshi\, Group Director\, Cloud Business Development\, Cadence
URL:https://marketingeda.com/event/how-to-sign-off-a-10-billion-transistor-design-in-the-cloud/
CATEGORIES:EDA,Foundry,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Cadence-December-2.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211201T080000
DTEND;TZID=America/Los_Angeles:20211202T170000
DTSTAMP:20211130T072557Z
CREATED:20211130T072557Z
LAST-MODIFIED:20211130T072557Z
UID:3776-1638345600-1638464400@marketingeda.com
SUMMARY:IP-SoC Conference 21
DESCRIPTION:IP-SoC 2021 will be the 24th edition of the working conference fully dedicated to IP (Silicon Intellectual Property) and IP based electronic systems. \nThe event is the annual opportunity for IP providers and IP consumers to share information about technology trends\, innovative IP SoC products\, Breaking IP/SoC News\, Market evolution and more. \nThe Grenoble event is a special event as it is also the annual IP Think Tank meeting where high level executives\, market analyzer and technical experts in all the design track from Foundry\, technology\, design methodology to EDA tools share their vision about the future of the IP concept. It will be the right time to analyze the fast evolution and consolidation in the IP market and IP business. \nWarning: \n– To enter the physical or virtual event\, you need:\n• to be registered.\n– To enter the physical\, you need:\n• to show your proof of vaccination or “pass sanitaire”. Masks are mandatory except at the lunch table.
URL:https://marketingeda.com/event/ip-soc-conference-21/
CATEGORIES:Conference,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Design-Reuse.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211117T100000
DTEND;TZID=America/Los_Angeles:20211117T170000
DTSTAMP:20211112T184020Z
CREATED:20211112T184020Z
LAST-MODIFIED:20211112T184020Z
UID:3735-1637143200-1637168400@marketingeda.com
SUMMARY:Samsung SAFE Forum 2021
DESCRIPTION:Join us for Samsung Foundry’s annual SAFE™ Forum. \nWhat will you take away from Samsung Foundry’s ecosystem event? Bump your SoC PPA knowledge with the latest information on: \nHigh speed interconnect IPs for HPC and Data Center applications and foundational IPs\nHigh bandwidth memory subsystems\nKey IP trends for automotive and mobile applications\nFoundational Analog Mixed Signal IP for a variety of applications\nThere will also be an opportunity to network with experts in IP\, EDA\, Cloud\, Design Services and Packaging during the virtual partner pavilion. \nRegister today! Participate to join the raffle for exciting prizes! \n– SAFE Forum Team
URL:https://marketingeda.com/event/samsung-safe-forum-2021/
CATEGORIES:Forum,Foundry,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/SAFE-2021.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211117T100000
DTEND;TZID=America/Los_Angeles:20211117T110000
DTSTAMP:20211104T190551Z
CREATED:20211104T190551Z
LAST-MODIFIED:20211104T190551Z
UID:3608-1637143200-1637146800@marketingeda.com
SUMMARY:CadenceTECHTALK: Power and Energy Optimization Using Tensilica IP
DESCRIPTION:Join us as Cadence experts describe common challenges and solutions in creating an efficient and accelerated flow that will meet technical requirements for accurately measuring the power\, energy\, and system performance while making essential design tradeoffs to meet your aggressive time-to-market schedule. \nIn this CadenceTECHTALK\, you will learn how to: \n\nAddress the challenges of accelerating power and system-level verification in a pre-silicon emulated design flow using Cadence® Tensilica® IP\nExplore architecture usability with Tensilica IP with actual hardware and software implementation\nCreate an efficient environment to make energy-aware tradeoffs with accurate implementation characterization data\n\nDate and Time\nWednesday\, November 17\, 2021\n10:00am PST / 1:00pm EST
URL:https://marketingeda.com/event/cadencetechtalk-power-and-energy-optimization-using-tensilica-ip/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Cadence-November-17.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Asia/Tokyo:20211117T080000
DTEND;TZID=Asia/Tokyo:20211119T170000
DTSTAMP:20211029T175327Z
CREATED:20211029T175327Z
LAST-MODIFIED:20211029T175327Z
UID:3574-1637136000-1637341200@marketingeda.com
SUMMARY:RISC-V Days Tokyo Autumn 2021
DESCRIPTION:RISC-V Days Tokyo is Japan’s largest RISC-V event. We will hold live and online presentations\, live exhibition booths\, and press conferences. RISC-V Days Tokyo brings together excellent RISC-V-related technologies and products\, as well as key persons and engineers\, and provides business opportunities such as raising product awareness\, realizing collaboration between companies\, technology exchange\, and information gathering. Is intended to provide. Last year’s Day Tokyo 2020 was held online with a total of 1\,053 participants from 11 countries (Japan\, Sweden\, USA\, Taiwan\, France\, China\, Russia\, United Kingdom\, Switzerland\, Vietnam and Denmark). \nEvent is being held in-person and virtual.
URL:https://marketingeda.com/event/risc-v-days-tokyo-autumn-2021/
CATEGORIES:Conference,IP
ATTACH;FMTTYPE=image/png:https://marketingeda.com/wp-content/uploads/RISC-V-Days-Tokyo-Autumn-2021.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211109T100000
DTEND;TZID=America/Los_Angeles:20211109T110000
DTSTAMP:20211021T172343Z
CREATED:20211021T172343Z
LAST-MODIFIED:20211021T172343Z
UID:3558-1636452000-1636455600@marketingeda.com
SUMMARY:CXL and IDE: Important Considerations of Protecting High Speed Interconnects
DESCRIPTION:In a few short years\, CXL (Compute Express Link) has evolved from an idea to a rapidly proliferating low latency interconnect standard being adopted into data centers\, high performance computing\, and cloud computing. However\, as the adoption has increased\, so has the security threat model users face. To address this\, the CXL 2.0 standard has included an optional IDE (Integrity and Data Encryption). While IDE is optional today\, given ever-increasing security threats\, it won’t be forever so understanding IDE will become essential. \nIn this webinar\, Rambus and Siemens will discuss the background of IDE\, the threat models it addresses\, and how zero latency IDE’s can provide assurances to CXL adopters. Design and verification engineers and managers won’t want to miss this webinar to understand how to incorporate and validate this essential standard in their designs. \nSpeakers \nAllan Gordan\, Siemens EDA\nProduct Manager for Verification IP \nArjun Bangre\, Rabus\nDirector of Product Management for PCIe and CXL controllers
URL:https://marketingeda.com/event/cxl-and-ide-important-considerations-of-protecting-high-speed-interconnects/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/rambus-siemens.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211109T100000
DTEND;TZID=America/Los_Angeles:20211109T110000
DTSTAMP:20211004T163653Z
CREATED:20211004T163653Z
LAST-MODIFIED:20211004T163653Z
UID:3462-1636452000-1636455600@marketingeda.com
SUMMARY:Boost LPDDR5 Verification   from IP to System Level
DESCRIPTION:Overview \nLow power DRAM is being adopted in a wide array of markets\, including automotive\, PCs and networking systems built for 5G and AI applications. The specification complexity is increasing to meet higher bandwidth\, better performance and extended latencies for multiple use cases. Ensuring that JEDEC low-power double data rate 5 (LPDDR5) specification and overall System on Chip (SoC) requirements are fully met makes verification extremely challenging. \nJoin us to learn about LPDDR5 verification challenges from IP-level to system-level and demonstrate how these challenges can be significantly mitigated using advanced verification methodologies and tools. \nThis webinar will cover the following topics: \n· Verification challenges of LPDDR5 designs \n· IP-level verification for specification’s compliancy \n· System-level verification in simulation and emulation \n\nDate \nTuesday\, November 9\, 2021 \nTime \nEMEA and APJ Sessions: 09:00 BST / 10:00 CEST / 11:00 EEST and IDT / 13:30 IST/ 16:00 CST/17:00 JST \nNorth America Session: 10:00 PDT / 13:00 EDT
URL:https://marketingeda.com/event/boost-lpddr5-verification-from-ip-to-system-level/
CATEGORIES:EDA,IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Cadence-November-9.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Asia/Tokyo:20211102T130000
DTEND;TZID=Asia/Tokyo:20211102T170000
DTSTAMP:20211004T164336Z
CREATED:20211004T164336Z
LAST-MODIFIED:20211004T164336Z
UID:3465-1635858000-1635872400@marketingeda.com
SUMMARY:Silvaco UseRs Global Event - Japan
DESCRIPTION:開催日時：2021/11/02 13:00\nSURGE (Silvaco UseRs Global Event)とは、シルバコが開催するワールドワイドのイベントです。\nSURGEは、TCAD、EDA、IPの各分野において、新しい技術について議論し、ユーザの経験を共有し、先進的な半導体設計のための革新的な技術を発見するためのイベントです。\n本年は、オンラインでの開催となります。 \n当日ご参加いただき、アンケートにご回答いただいたお客様の中から抽選で50名の方にAmazonギフト券1000円分(Eメールタイプ)を進呈させていただきます。\nこの機会に是非ともSURGE Japanにご登録ください。
URL:https://marketingeda.com/event/silvaco-users-global-event-japan/
CATEGORIES:EDA,IP,User Group
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Surge-Japan.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211026T080000
DTEND;TZID=America/Los_Angeles:20211027T170000
DTSTAMP:20210915T165013Z
CREATED:20210915T165013Z
LAST-MODIFIED:20210915T165013Z
UID:3330-1635235200-1635354000@marketingeda.com
SUMMARY:DVCon Europe 2021
DESCRIPTION:The Design and Verification Conference in Europe (DVCon Europe) is the leading European event covering the application of languages\, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative\, DVCon Europe brings chip architects\, design and verification engineers\, and IP integrators the latest methodologies\, techniques\, applications and demonstrations for the practical use of EDA solutions for electronic design. \nDue to health and safety concerns\, DVCon Europe 2021 will be held as a fully virtual conference. \nhttps://dvcon-europe.org/ \nCheck to see if your company is an Accellera member at: https://accellera.org/about/members
URL:https://marketingeda.com/event/dvcon-europe-2021/
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/DVCon-Europe-2021.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211021T090000
DTEND;TZID=America/Los_Angeles:20211021T100000
DTSTAMP:20210930T162644Z
CREATED:20210930T162644Z
LAST-MODIFIED:20210930T162644Z
UID:3455-1634806800-1634810400@marketingeda.com
SUMMARY:Compare Performance-power of Arm Cortex vs RISC-V for AI applications
DESCRIPTION:In the Webinar\, we will show you how to construct\, simulate\, analyze\, validate\, and optimize an architecture model using pre-built components. We will compare micro and application benchmarks on system SoC models containing clusters of ARM Cortex A53/A77/A65AE/N1\, SiFive u74\, and other vendor cores. Aside from the processor resources such as cache and memory\, the system will contain custom switches\, Ingress/Egress buffers\, credit flow control\, DMA AI accelerators\, NoC and AMBA AXI buses. The evaluation and optimization criteria will be task latency\, dCache hit-ratio\, power consumed/task and memory bandwidth. The parameters to be modified are bus topology\, cache size\, processor clock speed\, custom arbiters\, task thread allocation and changing the processor pipeline. \nKey Takeaways:  \n1. Validating architecture models using mathematical calculus and hardware traces \n2. Construct custom policies\, arbitrations and configure processor cores \n3. Select the right combination of statistics to detect bottlenecks and optimize the architecture \n4. Identify the right use of stochastic\, transaction\, cycle-accurate and traces to construct the model \nSpeaker Bios:  \nAlex Su is a FPGA solution architect at E-Elements Technology\, Hsinchu\, Taiwan. Prior to that\, Mr Su has worked at ARM Ltd for 5 years in technical support of Arm CPU and System IP. \nDeepak Shankar is the Founder of Mirabilis Design and has been involved in the architecture exploration of over 250 SoC and processors. Deepak has published over 50 articles and presented at over 30 conferences in EDA\, semiconductors\, and embedded computing. This webinar is in partnership with SemiWIki.com and Mirabillis.
URL:https://marketingeda.com/event/compare-performance-power-of-arm-cortex-vs-risc-v-for-ai-applications/
CATEGORIES:EDA,IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Mirabilis.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211020T100000
DTEND;TZID=America/Los_Angeles:20211020T110000
DTSTAMP:20211011T161713Z
CREATED:20211011T161657Z
LAST-MODIFIED:20211011T161713Z
UID:3502-1634724000-1634727600@marketingeda.com
SUMMARY:Role of MIPI IP in New Automotive SoC Architectures
DESCRIPTION:SoCs for Automotive applications such as ADAS\, Infotainment\, and connected vehicles are shifting to a more domain-based architecture. As a result\, the car’s electronics for such applications are requiring a major redesign for a more efficient connectivity with the utmost reliability\, security\, and safety. This shift along with the increasing use of sensors and displays in the car are highlighting the value and technical advantages of interfaces such as MIPI CSI-2\, DSI/DSI-2 and C-PHY/D-PHY. \nAttend to learn about: \n\nThe transition from distributed ECU system to domain-based architecture and ultimately to zonal architecture\nSoC requirements for new automotive electronics that now leverage more sensors and displays\nHow to address automotive IP and SoC requirements for functional safety\, reliability\, and quality\nTypical use cases and architectures for MIPI interfaces\n\n\n\n\n\n\n\n\n\n\n\nSpeakers\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nLicinio Sousa\n\n\nSr. Staff Product Marketing Manager\nSynopsys \n\n\n\n\n\n\n\n\nLicinio Sousa is currently a Senior Staff Product Marketing Manager responsible for DesignWare® MIPI and Mobile Storage IP Solutions. Mr. Sousa brings more than 18 years of experience in Semiconductor\, IP and EDA companies focusing on software and hardware design. He has also held various R&D\, Field Applications Engineering and Marketing positions at Synopsys. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nRon DiGiuseppe\n\n\nAutomotive IP Segment Manager\nSynopsys \n\n\n\n\n\n\n\n\nRon DiGiuseppe is currently a Senior Strategic Marketing Manager responsible for automotive segment marketing for ADAS\, Functional Safety\, Infotainment and MCU applications. Ron brings more than 18 years of semiconductor experience to Synopsys. Prior to joining Synopsys\, Ron held a range of management positions at Xilinx for automotive connectivity IP products as well as engineering development and management roles for companies including Oki Semiconductor\, NEC\, and Raytheon Corporation.
URL:https://marketingeda.com/event/role-of-mipi-ip-in-new-automotive-soc-architectures/
CATEGORIES:IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/SNPS-Oct-20.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211020T080000
DTEND;TZID=America/Los_Angeles:20211023T170000
DTSTAMP:20210915T060448Z
CREATED:20210915T060448Z
LAST-MODIFIED:20210915T060448Z
UID:3315-1634716800-1635008400@marketingeda.com
SUMMARY:VSDOpen 2021 Online Conference
DESCRIPTION:What is VSDOpen 2021 Agenda?\nKey strategy – Provide High Tech Experience of developing analog designs using Open-Source Tools\, PDKs and Cloud Platform 3 days of Conference Tutorials\nKey Focus – Analog Products\, Open-source FPGA and Semiconductor IP’s\nKeynote Speaker – Industry leaders focused on Developing IoT\, 5G and AI products\, Professor from open-source Research and Organization supporting Talent pool development in Semiconductor field. \nSpeakers \nKunal Ghosh\, VLSI System Design \nSteve Hoover\, Redwood EDA
URL:https://marketingeda.com/event/vsdopen-2021-online-conference/
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/png:https://marketingeda.com/wp-content/uploads/VSDopen21banner.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211020T080000
DTEND;TZID=America/Los_Angeles:20211021T170000
DTSTAMP:20210921T162439Z
CREATED:20210921T162131Z
LAST-MODIFIED:20210921T162439Z
UID:3386-1634716800-1634835600@marketingeda.com
SUMMARY:Linley Fall Processor Conference 2021
DESCRIPTION:For more than a decade\, The Linley Group has delivered the industry’s premier processor conferences. This year\, the Linley Fall Processor Conference will return to Santa Clara on October 20-21\, 2021. If you can’t attend in person\, attend the virtual event on October 27-29 and November 3-5 with live Q&A and breakout sessions. \nPlease stay tuned for virtual-program details coming soon!!! Virtual dates are mornings (Pacific time) on October 27-29 and November 3-5. \nPresentations will address processors and IP cores for AI applications\, embedded\, data center\, automotive\, and server designs. Attendees will be able to hear presentations and interact with the speakers during Q&A\, lunch\, and the networking reception. \nAnalyst and Industry Keynotes \nLinley Gwennap\, principal analyst\, The Linley Group\, will open the conference with an overview of the latest market\, technologies\, equipment-design\, and silicon trends. We’ll also feature a keynote from an industry leader. \nIn-Depth Technical Sessions \nUnlike many conferences\, we ensure that the presentations deliver real technical content\, not marketing hype. We’re the conference of choice for many companies who announce new products or make technology disclosures. \nThe Linley Group analysts carefully select session topics and choose leading speakers who are experts in their fields. In addition\, the analysts ensure that the content of the presentations are full of insightful\, technical information that will help attendees select the right components and systems for their next project. \nAgenda Day 1 \nAgenda Day 2 \nWhy Attend \nThe Linley Conferences have been called the highest quality of their kind by previous attendees because they provide a unique opportunity to hear\, question\, and network with key providers of advanced technology products. \nThe Linley Conferences analyze products and design strategies in a particular technology segment\, providing information that engineers can immediately use to improve their designs. The events feature in-depth technical presentations from our own analysts as well as leading technologists from the industry. \nFree Admission \nWe offer free admission to qualified registrants making it easy to participate. The conference is intended for chip designers\, system designers\, equipment vendors\, OEM/ODMs\, service providers\, press\, and the financial community. \nCOVID-19 Policies and Precautions \nWe are working closely with the Hyatt Regency to reduce the risk of attending our in-person event. Individuals and their employers\, however\, must decide what level of risk is acceptable. For those unable to attend in person\, we offer our subsequent virtual event. \nCurrent policies and precautions: \n• Verification of fully vaccinated status or negative test result is required of all attendees\n• All attendees are required to wear well-fitting masks except when actively eating or drinking (in accordance with the County of Santa Clara 8/2/21 Order)\n• Hyatt staff will serve food\, no open buffets will be offered\n• Many additional safety measures as a part of Hyatt’s Global Care & Cleanliness Commitment \nPolicies are subject to change. We will update this page as needed. \nTo keep informed about this and other upcoming events\, subscribe to the free Linley Newsletter\, for weekly news and updates.
URL:https://marketingeda.com/event/linley-fall-processor-conference-2021/
LOCATION:Hyatt Regency Santa Clara\, 5101 Great America Parkway\, Santa Clara\, CA\, 95054\, United States
CATEGORIES:Conference,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/The-Linley-Group.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211019T090000
DTEND;TZID=America/Los_Angeles:20211019T100000
DTSTAMP:20211011T160945Z
CREATED:20211011T160945Z
LAST-MODIFIED:20211011T160945Z
UID:3499-1634634000-1634637600@marketingeda.com
SUMMARY:Defending the Cloud: PCIe and CXL Data Security for High-Performance Computing
DESCRIPTION:Cloud computing is going through a significant overhaul and continues to grow globally with increasing presence of hyperscale cloud providers for big data\, high-performance computing (HPC)\, and analytics. In-house data centers are increasingly going off-premise\, resulting in the co-location of data centers that manage and store data for companies and application developers to improve scalability and reduce IT costs. This huge\, and growing\, amount of data with confidential and critical information must be protected. In addition\, new laws and regulations to comply with data privacy rules\, along with standards updates for PCI Express (PCIe) and CXL for Integrity and Data Encryption (IDE)\, put more pressure on solution providers to secure their systems and data starting with the SoC. \nIn this presentation\, attendees will: \n\nLearn about today’s known threats for cloud and edge computing systems\nUnderstand new developments in PCIe and CXL security solutions\, including IDEs\nWalk through a cloud computing use case that addresses the applications’ security\, performance\, and latency requirements with DesignWare® Security IP\n\nBy the end of the presentation\, attendees will understand the importance of securing data moving through PCIe and CXL interfaces\, market point of view\, and get a reference example for how security can be addressed with DesignWare IP.
URL:https://marketingeda.com/event/defending-the-cloud-pcie-and-cxl-data-security-for-high-performance-computing/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/SNPS-Oct-19.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211019T080000
DTEND;TZID=America/Los_Angeles:20211021T170000
DTSTAMP:20210919T014256Z
CREATED:20210919T014256Z
LAST-MODIFIED:20210919T014256Z
UID:3379-1634630400-1634835600@marketingeda.com
SUMMARY:arm DevSummit 2021
DESCRIPTION:Engineers\, developers\, and tech enthusiasts: Arm DevSummit 2021 is coming to your screens October 19-21. This three-day virtual conference serves up insights into the latest technology trends\, gives you an opportunity to up-level your skills in technical sessions and hands-on workshops\, and offers the chance to network with like-minded software developers and hardware designers. \nJoin us online to learn how Arm combines the power of specialized processing with the design freedom and accessibility of general-purpose compute to help you unlock the power of technology for any device\, from edge to cloud. \nCome and join the millions of active developers in our community and help us spark the world’s technology potential. Together\, we can create positive impact at scale through building energy-efficient high-performance computing solutions. \n\nFind Out More
URL:https://marketingeda.com/event/arm-devsummit-2021/
CATEGORIES:IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/arm-DevSummit-2021.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211014T090000
DTEND;TZID=America/Los_Angeles:20211014T150000
DTSTAMP:20210903T194614Z
CREATED:20210903T194614Z
LAST-MODIFIED:20210903T194614Z
UID:3226-1634202000-1634223600@marketingeda.com
SUMMARY:SURGE Virtual Event North America 2021
DESCRIPTION:Silvaco is pleased to invite you to join its annual SURGE users event\, taking place virtually\, on October 14\, 2021. \nSURGE brings the TCAD\, EDA\, and IP communities together to discuss new technologies\, share users’ experiences\, and discover innovative techniques for advanced semiconductor design. This year we have a virtual event that includes cool prizes and giveaways for attendees.
URL:https://marketingeda.com/event/surge-virtual-event-north-america-2021/
CATEGORIES:EDA,IP,User Group
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/SURGE-North-America.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20211014T090000
DTEND;TZID=America/New_York:20211014T100000
DTSTAMP:20211005T053232Z
CREATED:20211005T053232Z
LAST-MODIFIED:20211005T053232Z
UID:3474-1634202000-1634205600@marketingeda.com
SUMMARY:Entering a New Era with Linux-Based Automotive Software-in-the-Loop Test Tools
DESCRIPTION:Trends such as advanced driver assistance systems (ADAS) and autonomous driving (AD) make software the differentiating factor in the automotive industry. To keep pace with innovations and to shorten development cycles\, testing of electronic control units (ECUs) must shift-left. \nThe use of software-in-the-loop (SiL) simulations is a recognized and established approach to frontload test activities to earlier development phases. Recently\, automotive software development on Linux has become increasingly popular\, which also heralds a new era for test tools. This 30-minute Webinar shows how to enter this era by providing interactive and cloud-based SiL simulations on Linux. \nAn audience Q&A follows the technical presentation.
URL:https://marketingeda.com/event/entering-a-new-era-with-linux-based-automotive-software-in-the-loop-test-tools/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-October-14.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211006T100000
DTEND;TZID=America/Los_Angeles:20211006T110000
DTSTAMP:20211005T052035Z
CREATED:20211005T052035Z
LAST-MODIFIED:20211005T052035Z
UID:3471-1633514400-1633518000@marketingeda.com
SUMMARY:Keeping Latency to a Minimum with 400G/800G Ethernet IP
DESCRIPTION:A large volume of data is required for high performance computing (HPC) workloads in data centers. As a result\, enabling data processing between machines and servers across long reach channels at high rates becomes mandatory. SoCs for HPC applications such as data center\, networking and AI\, must support high throughput and minimum latency with maximum channel insertion loss. Designers can meet such requirements with compliant IP on most advanced FinFET processes. \nAttend this Synopsys webinar to learn how to: \n\nMeet the performance and power targets of your HPC SoCs requiring 100G\, 200G\, 400G 800G Ethernet links\nMinimize latency across long reach channels with an integrated Ethernet MAC and SerDes PHY IP solution that includes PCS\, PMD\, PMA and auto negotiation functionalities\nGet ready for the world of 1.6Tb Ethernet and its required building block
URL:https://marketingeda.com/event/keeping-latency-to-a-minimum-with-400g-800g-ethernet-ip/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-October-6.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20211005T080000
DTEND;TZID=America/Los_Angeles:20211005T170000
DTSTAMP:20210903T195048Z
CREATED:20210903T195028Z
LAST-MODIFIED:20210903T195048Z
UID:3229-1633420800-1633453200@marketingeda.com
SUMMARY:Digital Design Technology Symposium
DESCRIPTION:A Must-Attend Event\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nHPC\, 5G\, AI\, Automotive: market segments like these are presenting new challenges to ASIC and SoC designers. Synopsys is focused on delivering a continuous stream of innovative solutions with future-proof technologies to address issues such as greater energy efficiency\, improved power-performance-area\, faster time to market\, functional safety\, security\, and yield optimization. The Synopsys Digital Design Technology Symposium showcases design solutions to the industry’s most compelling and topical challenges. \nWith something of interest for a broad range of market segments\, drop in and see how Synopsys’ innovative solutions can help with your next design. Whether you are targeting improved power\, performance and area\, yield\, time-to-market or all of the above\, recent advances in Synopsys’ Fusion Design Platform solutions can help you meet your digital design goals. You will gain new insights from Synopsys R&D experts\, users\, and partners on integrated\, end-to-end solutions being used to achieve industry-leading QoR and productivity in key areas. \n\n\n\n\n\n\n\n\n\n\nWho Should Attend?\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nThe Digital Design Technology Symposium 2021 virtual experience is aimed at SoC designers and managers\, especially those facing new design challenges driven by rapidly growing and emerging vertical segments for high-performance computing (HPC)\, 5G\, mobile\, automotive and AI applications.
URL:https://marketingeda.com/event/digital-design-technology-symposium/
CATEGORIES:EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Digital-Design-Technolog-Symposium.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210930T110000
DTEND;TZID=America/Los_Angeles:20210930T113000
DTSTAMP:20210923T184610Z
CREATED:20210923T184610Z
LAST-MODIFIED:20210923T184610Z
UID:3411-1632999600-1633001400@marketingeda.com
SUMMARY:Avoiding SoC Security Threats – What Verification Engineers Should Know
DESCRIPTION:Thursday\, September 30\, 2021 | 11:00 -11:30 a.m. PDT \n\n\n\n\n\n\n\n\n\n\n\n\n\nThe development of secure systems is of paramount importance in this age of software intensive electronic systems. Security weaknesses in the SoC hardware can lead to vulnerabilities that may be exploited later on by malicious software. These challenging problems must be addressed pre-silicon and require rigorous methodology combined with technology to provide increased security assurance. \n  \nSecurity assurance requires a full product life cycle approach. In this joint webcast\, Synopsys and Tortuga will present a solution for security verification to enable the adoption of a Hardware Security Development Lifecycle (HSDL) to achieve pre-silicon security signoff. \n  \nYou will learn how the Tortuga methodology and products for HSDL together with the Synopsys Verification Continuum® platform enable the analysis of security threats for long software scenarios with fast turn-around-time. \n  \nTarget audience: Engineers working with Synopsys VCS® simulation and ZeBu® emulation system who want to extend their knowledge into security sign-off.
URL:https://marketingeda.com/event/avoiding-soc-security-threats-what-verification-engineers-should-know/
CATEGORIES:EDA,IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/1632410405411.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210930T100000
DTEND;TZID=America/Los_Angeles:20210930T110000
DTSTAMP:20210917T164821Z
CREATED:20210917T164821Z
LAST-MODIFIED:20210917T164821Z
UID:3369-1632996000-1632999600@marketingeda.com
SUMMARY:IP Based Digital Design Management that Goes Beyond the Basics
DESCRIPTION:oin us on Thursday\, September 30th to learn why common design management capabilities are not enough and what next generation capabilities are needed for IP based digital design management. \nRegister Today! \nHere’s what you can learn: \n\nComplete digital design management checklist\nTagging\, branching\, and merging\nProject BOM and IP conflicts\n\nLogistics: \nThe webinar will be held on Thursday\, September 30th at 10am PST.\nIf you register today and join the webinar\, we’ll send the recording as an added bonus.
URL:https://marketingeda.com/event/ip-based-digital-design-management-that-goes-beyond-the-basics/
CATEGORIES:EDA,IP,Webinar
ATTACH;FMTTYPE=image/png:https://marketingeda.com/wp-content/uploads/IP-Based-Digital-Design-Management.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210929T090000
DTEND;TZID=America/Los_Angeles:20210929T170000
DTSTAMP:20210927T181139Z
CREATED:20210927T181139Z
LAST-MODIFIED:20210927T181139Z
UID:3445-1632906000-1632934800@marketingeda.com
SUMMARY:Exploring Andes' NX27V Vector Processor Instructions
DESCRIPTION:Join Dr. Thang Tran\, Principal Architect of Andes Technology Corp. and veteran of high-performance computing (HPC)\, on September 29\, 2021\, at 09:00 AM PDT for the last in his four-part masterclass series on demystifying the RISC-V Vector Extension. In this session\, Dr. Tran presents examples using vector instructions based on Andes NX27V. He discusses NX27V performance\, competitive data\, tools\, and summary. \nClick to register now!  \nContact Us for more info about Andes!
URL:https://marketingeda.com/event/exploring-andes-nx27v-vector-processor-instructions/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Andes-Sept-29th.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210921T080000
DTEND;TZID=America/Los_Angeles:20210922T170000
DTSTAMP:20210917T172414Z
CREATED:20210903T195332Z
LAST-MODIFIED:20210917T172414Z
UID:3234-1632211200-1632330000@marketingeda.com
SUMMARY:ARC Processor Virtual Summit 2021
DESCRIPTION:Why Attend?\nJoin us for the ARC® Processor Virtual Summit to hear our experts\, users and ecosystem partners discuss the most recent trends and solutions that impact the development of SoCs for embedded applications.  This multi-day event will provide you with in-depth information from industry leaders on the latest ARC processor IP and related hardware/software technologies that enable you to achieve differentiation in your chip or system design. \nWho Should Attend?\nWhether you are a developer of chips\, systems or software\, the ARC Processor Virtual Summit will give you practical information to help you meet your unique performance\, power and area requirements in the shortest amount of time.
URL:https://marketingeda.com/event/arc-processor-virtual-summit-2021/
CATEGORIES:IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/ARC-Processor-Virtual-Summit-2021.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210915T180000
DTEND;TZID=America/Los_Angeles:20210915T190000
DTSTAMP:20210915T161315Z
CREATED:20210915T161007Z
LAST-MODIFIED:20210915T161315Z
UID:3319-1631728800-1631732400@marketingeda.com
SUMMARY:Automatic Generation of SystemVerilog Models from Analog/Mixed-Signal Circuits: a Pipelined ADC Example
DESCRIPTION:When verifying large SoC designs\, one needs to write SystemVerilog models for analog/mixed-signal blocks to comply with the digital verification flow\, such as UVM. This talk addresses ways to extract those models automatically from circuits. \nThe first approach is called structural modeling\, mapping each device in the circuit to an equivalent model in SystemVerilog and connecting them up as they are in the original circuit. While this guarantees correct-by-construction models\, the improvement in the simulation speed is limited due to the low abstraction level of the models. \nThe second approach is called functional modeling\, aiming to raise the abstraction level of the models. One can select a part of the circuit and map it to one of the predefined model templates to generate its functional model. Although it requires some manual inputs\, the resulting models can deliver significantly faster and even more accurate simulations than the structural models. \nQuestion is\, how many model templates would be necessary to model analog circuits? This talk shares my journey to answer this. I will use a pipelined analog-to-digital converter (ADC) example to demonstrate these different approaches.
URL:https://marketingeda.com/event/automatic-generation-of-systemverilog-models-from-analog-mixed-signal-circuits-a-pipelined-adc-example/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Scientific-Analog.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20210915T110000
DTEND;TZID=America/New_York:20210915T153000
DTSTAMP:20210907T164632Z
CREATED:20210907T164541Z
LAST-MODIFIED:20210907T164632Z
UID:3282-1631703600-1631719800@marketingeda.com
SUMMARY:GF Technology Summit 2021
DESCRIPTION:DELIVERING A NEW ERA OF MORE  \n\n\n\nSemiconductor chips are pervasive—inside everything from appliances to thermostats\, smartphones to automobiles\, and industrial equipment to medical devices. These incredibly complex feats of human ingenuity power our world\, fuel the global economy and enrich our lives. \n  \nThe GF Technology Summit offers an opportunity to discuss the challenges and opportunities in semiconductor design and manufacturing\, learn about new technologies and solutions\, and discover new ways to collaborate\, partner and invest so that together we can deliver more innovation\, more capabilities\, more intuitive interaction\, more intelligence\, and more feature-rich solutions. \n\n\n\n\n\n\n\nMORE INNOVATION  \nGain insight from industry experts about the latest innovations in smart mobile devices\, automotive\, personal computing\, communications infrastructure and datacenter\, home and industrial IoT and more. \n  \n\n\n\n\n\n\n\nMORE COLLABORATION   \nEnter a virtual lounge\, schedule a breakout room and visit the partner pavilion. There are lots of ways to network\, explore partnership opportunities and collaborate on your next IC design project. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nMORE GROWTH \nEngage with the GF team and ecosystem partners to learn how GF platforms and solutions\, design enablement and turnkey services\, coupled with industry leading IP offerings and EDA tools\, can help you accelerate your design cycle and speed your time-to-market. \n\n\n\n\n\n\n\n\n\n\n“I’m looking forward to welcoming you to our GF Technology Summit 2021 North America\, which will be delivered in a new live interactive\, virtual format. Join us to connect\, build relationships and discover new ways of collaborating and innovating together. I look forward to spending time with you on September 15th.”
URL:https://marketingeda.com/event/gf-technology-summit-2021/
CATEGORIES:EDA,Foundry,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/GF-Technology-Summit-2021.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210915T100000
DTEND;TZID=America/Los_Angeles:20210915T110000
DTSTAMP:20210907T202849Z
CREATED:20210907T202849Z
LAST-MODIFIED:20210907T202849Z
UID:3293-1631700000-1631703600@marketingeda.com
SUMMARY:How Synopsys Interface IP and Arm Interoperate to Accelerate System IO and Memory Performance
DESCRIPTION:In this webinar\, Synopsys and Arm describe how their recent collaboration helps maximize system performance and shorten Arm-based SoC design cycles. Learn how to minimize HPC/data center SoC design risk and ensure end-to-end IP integration\, using available Arm reference designs and interoperability reports. Find out how Synopsys’ interface IP for the most widely used protocols such as PCIe\, CXL\, DDR5 and Die-to-Die has been enhanced with specific capabilities for the Arm Neoverse platform. \nAttendees will learn about \n\nThe companies’ collaboration to eliminate design bottlenecks so SoC designers can focus on their core competencies\nHow the Synopsys and Arm IP collaboration maximizes system performance for HPC and data center SoCs\nTechnical enhancements to Synopsys Interface IP to improve Arm-based SoC performance\nThe details of Arm-validated interoperability testing of Synopsys DesignWare Interface IP portfolio\nNeed for pre-Silicon Server Base System Architecture (SBSA) testing to meet SystemReady certification
URL:https://marketingeda.com/event/how-synopsys-interface-ip-and-arm-interoperate-to-accelerate-system-io-and-memory-performance/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-September-15.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210913T080000
DTEND;TZID=America/Los_Angeles:20210916T170000
DTSTAMP:20210903T185159Z
CREATED:20210903T185159Z
LAST-MODIFIED:20210903T185159Z
UID:3204-1631520000-1631811600@marketingeda.com
SUMMARY:AI Hardware Summit
DESCRIPTION:AI Hardware is evolving – and so are we! As machine learning models continue to grow in size and complexity\, and more and more models enter production in enterprises worldwide\, the way we approach accelerating these workloads is changing. \nAt the front end\, data-centricity is taking precedence over model-centricity. At the back end\, AI practitioners want systems that are performant and efficient\, but also sustainable\, explainable and accountable. \n\nFrom massive research models like GPT-3\, to day-to-day models deployed by enterprises around the world\, we are lifting the hood on how to make AI fast\, efficient and affordable. \nAI Hardware Summit is evolving\, we continue our mission to help those who are accelerating AI workloads in the cloud and at the edge\, and this year is all about systems level AI acceleration. \nEvent Overview \nSept 13: Virtual Day \nSept 14-15: In-Person Summit\, Streamed Globally \nSept 16: Virtual Roundtables
URL:https://marketingeda.com/event/ai-hardware-summit/
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/AI-HW-Summit.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20210909T100000
DTEND;TZID=America/Los_Angeles:20210909T103000
DTSTAMP:20210903T191530Z
CREATED:20210903T191530Z
LAST-MODIFIED:20210903T191530Z
UID:3216-1631181600-1631183400@marketingeda.com
SUMMARY:Designing with Silvaco's Octal SPI Memory Controller with Advanced Memory Support for IoT Systems
DESCRIPTION:Abstract \nOne commonality across semiconductor market segments is the need for memory.  However\, memory characteristics and interfaces vary greatly depending on the market segment and application. This webinar will focus on a specific class of memory devices – targeted to mobile and IoT applications – that use “SPI” (Serial Peripheral Interface) signaling. \nSPI was developed by Motorola in 1979 for short-distance communication within embedded systems. Its popularity grew quickly\, and SPI soon spawned many variants but lacked a unifying standard. Almost 30 years after its inception\, SPI was adopted by FLASH memory manufacturers to satisfy growing demand in the emerging IoT space. As edge devices became more complex\, a push for greater memory performance resulted\, and the SPI interface evolved to meet these new challenges: Dual\, Quad\, Octal and Octal DDR (Double Data Rate) SPI variants ensued. With Octal DDR\, the performance of the interface was sufficient to support RAM devices in addition to FLASH devices\, some much-needed standardization was realized in the form of several similar\, overlapping specifications. \nToday’s IoT systems need a solution for interfacing with these memories: the Octal SPI Memory Controller.  This product from Silvaco contains powerful features such as XIP (Execute In Place) and supports FLASH and PSRAM memories. \nWhat You Will Learn: \n\nOctal SPI Controller architecture and key features\nImplementation of a typical Octal SPI integration in an embedded system\nOperating modes will be defined and explained\nSeamless memory access\, support for a range of memory devices\, and flexibility to accommodate various clocking and integration scenarios\nXIP (Execute in Place) and PSRAM support
URL:https://marketingeda.com/event/designing-with-silvacos-octal-spi-memory-controller-with-advanced-memory-support-for-iot-systems/
CATEGORIES:IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Silvaco-IP.jpg
END:VEVENT
END:VCALENDAR