-
Memory Users Conference 2024 – China, Taiwan
Advancements in memory technology are fueling rapid growth in big data applications across AI, 5G, Automotive, and HPC. These demanding applications create many challenges for memory designers. Some long-standing challenges are exacerbated, while the latest technology nodes have introduced some new ones. At Synopsys, there is a corporate-wide commitment to developing broad-based solutions that address these challenges. … Memory Users Conference 2024 – China, Taiwan
-
Redefining Mobile Experiences with AI – Session 2
The Arm platform is providing the foundation for the next wave of AI smartphones and laptops. As AI models rapidly evolve, we’re seeing that software begins to outpace hardware, requiring additional innovation at all levels of the compute stack. To meet these growing demands, the Arm platform offers a new compute solution for maximum performance… Redefining Mobile Experiences with AI – Session 2
-
Electronic Design Process Symposium (EDPS) – 2024
SEMI 673 S. Milpitas Blvd, Milpitas, CA, United StatesEDPS 2024 is now taking shape. The place to be is once again SEMI, in Milpitas, and the dates are Thursday and Friday, Oct 3rd and 4th, 2024. Registration is now open: https://2024-ieee-edps.eventbrite.com. Who needs to register? Please see the Registration page. Talks from EDPS 2023 and the last 24 years of EDPS, are are available and… Electronic Design Process Symposium (EDPS) – 2024
-
VC Formal Special Interest Group
Santa Clara Marriott 2700 Mission College Blvd, Santa Clara, CA, United StatesRegister for the Synopsys VC Formal Special Interest Group (SIG) event today. This event provides an opportunity for users, managers, and enthusiasts to stay connected with the latest formal verification innovations, techniques and methodologies. Industry leaders such as Amazon, Black Sesame, Microsoft, NVIDIA, Samsung, and Untether AI will share their experiences with the latest formal… VC Formal Special Interest Group
-
Signoff Special Interest Group
Santa Clara Marriott 2700 Mission College Blvd, Santa Clara, CA, United StatesJoin us at this year’s Synopsys Signoff SIG (Special Interest Group) event. Signoff is a critical quality control checkpoint in the chip development process, but design complexity and advance process nodes are pushing the boundaries of what is expected of signoff solutions. Meeting these scaling challenges is becoming more difficult. At this year’s Synopsys Signoff… Signoff Special Interest Group
-
AutoSens Europe 2024
Palau de Congressos Av. de la Reina Maria Cristina, Barcelona, SpainJoin us as we embark on an exciting new journey in the vibrant city of Barcelona! From 8-10 October 2024, we will unite the AutoSens community at the Palau de Congressos in Barcelona to shape the future of ADAS and AV. Expect over 60 expert speakers, engaging panels, technical case studies, and exploration of 12… AutoSens Europe 2024
-
PCB West 2024
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesFor more than 30 years PCB West has trained designers, engineers, fabricators and, lately, assemblers on making printed circuit boards for every product or use imaginable. More than 2,000 designers, fabricators, assemblers and engineers register and more than 100 companies exhibit each year at the four-day technical conference and one-day sold-out exhibition. From high-reliability military/aerospace… PCB West 2024
-
Accelerating DFT verification sign-off with the Questa DFT Verification Platform
Siemens EDA 46871 Bayside Parkway, Building B, Fremont, CA, United StatesAccelerating DFT verification sign-off with the Questa DFT Verification Platform This seminar will update you on technologies and techniques you can adopt to increase your DFT verification productivity today. Specifically, we will cover: Navigating the Growing Complexity of Design-for-Test and Evolving Verification Challenges Revolutionizing Test Strategies to deliver reliable products into HPC, Automotive, Aerospace,… Accelerating DFT verification sign-off with the Questa DFT Verification Platform
-
Cocotb 2.0: Modernize your testbenches for even more productivity
Cocotb 2.0 is the latest major version of cocotb, ironing out many quirks that have accumulated over the years. With only small changes to your testbenches, you can benefit from improved typing and less surprising corner cases. In this talk, we’ll show what’s new in cocotb 2.0, and how you can modernize your code bases… Cocotb 2.0: Modernize your testbenches for even more productivity
-
The Development and Evolution of Verilog & SystemVerilog
Abstract: SystemVerilog is a super next-generation Verilog with a fancy marketing name. SystemVerilog leveraged many of its features from other languages and methodologies. Class-based capabilities, constrained random testing (CRT), and functional coverage were all features that were added to SystemVerilog and incorporated into the Universal Verification Methodology (UVM). UVM has become the most dominant and… The Development and Evolution of Verilog & SystemVerilog
-
DVCon Europe 2024
Holiday Inn Munich - City Centre Hochstraße 3, Munich, GermanyThe Design and Verification Conference in Europe (DVCon Europe) is the leading European event covering the application of languages, tools, and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design and verification engineers, and IP integrators the latest methodologies, techniques,… DVCon Europe 2024
-
ARM corelink, Arteris NoC, UCIe, Bunch-of-wires, CXL and PCIe- Designing the interconnect is not for the weak-hearted
There are so many options for Network-on-Chip: ARM-Corelink CMN700, Arteris FlexNoC, open-source NoC interconnect, and of course developing home-grown fully customized solutions. Where does each solution fit? Where do we use it- backplane vs inside domains? How does AMBA AXI or PCIe or CXL fit in the mix? With the advent of chiplet, do we… ARM corelink, Arteris NoC, UCIe, Bunch-of-wires, CXL and PCIe- Designing the interconnect is not for the weak-hearted
12 events found.