-
OSMOSIS 2024
Holiday Inn City Center Hochstraße 3, Munich, GermanyElevate your success with osmosis 2024 The annual osmosis event is a dynamic platform for exchanging successes achieved through applying formal techniques to overcome verification challenges. It offers a unique opportunity to connect and engage with our accomplished research and development (R&D) experts and participants. If you possess a compelling achievement narrative, we invite you… OSMOSIS 2024
-
Static and Dynamic CDC Verification of AXI4 Stream-based IPs
The AXI4 Stream protocol is used as a standard interface to exchange data between connected IPs within FPGA designs. For crossing clock domains, the AXI4 Stream interconnect is based on switches capable of transferring data to another asynchronous clock domain. The alternative solution is a dual-port AXI4 Stream IP, capable of changing clock domains when… Static and Dynamic CDC Verification of AXI4 Stream-based IPs
-
Jasper User Group San Jose 2024
Cadence Design Systems, Bldg 10 2655 Seeley Avenue, San Jose, CA, United StatesThe CadenceCONNECT: Jasper User Group San Jose will be held in person on October 22 - 23 at the Cadence San Jose campus. This interactive, in-depth technical conference connects designers, verification engineers, and engineering managers from around the world to share the latest design and verification practices based on Cadence’s Jasper formal verification technologies and… Jasper User Group San Jose 2024
-
RISC-V Summit – North America 2024
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesRISC-V is defining the future of open computing by providing unprecedented freedom to innovate. More than 13 billion RISC-V cores have shipped, powering new innovations in AI/ML, wireless, automotive. data center, space, IoT, embedded and more. Each day, thousands of engineers around the world collaborate and contribute to advance RISC-V. The RISC-V community shares the… RISC-V Summit – North America 2024
-
Hardware Verification using VirtuaLAB
VirtuaLAB protocol solutions offer a full-stack testing environment with seamless connectivity and stimulus traffic generation for designs under test. It operates autonomously, adapting to scenarios without requiring protocol knowledge from the user. VirtuaLAB significantly reduces test and compliance suite regression times, running at high emulation speeds, integrated with Protocol Analyzer for complete protocol visibility and… Hardware Verification using VirtuaLAB
-
TSMC OIP Ecosystem Forum Japan 2024
Grand Hyatt Tokyo 6-10-3, Roppongi, Minato-ku, Tokyo, JapanLearn About: Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile applications Comprehensive design solutions for specialty technologies enabling ultra-low power, ultra-low voltage, analog migration, RF, mmWave, and automotive designs targeting… TSMC OIP Ecosystem Forum Japan 2024
-
ICCAD 2024
Newark Liberty International Airport Marriott 1 Hotel Rd, Newark, NJ, United StatesThe International Conference on Computer-Aided Design focuses on advancements and research in the field of electronic design automation (EDA) and computer-aided design (CAD) for integrated circuits and systems. Topics include innovations in design methodologies, tools, algorithms, and technologies related to the development of electronic systems. The International Conference on Computer-Aided Design focuses on advancements and… ICCAD 2024
-
Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
High Bandwidth Memory (HBM) has revolutionized AI, machine learning, and High-Performance Computing by significantly increasing data transfer speeds and alleviating performance bottlenecks. The introduction of next-generation HBM4 is especially transformative, enabling faster training and execution of complex AI models. JEDEC has announced that the HBM4 specification is nearing finalization. In this webinar, you will learn how… Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
-
Verification Academy Live: Austin
Top Golf Austin 2700 Esperanza Crossing, Austin, TX, United StatesOverview This seminar will update you on technologies and techniques you can adopt to increase your verification productivity today. Specifically, we will cover: How the new AI/ML paradigm shift across the industry is enabling functional verification productivity gains. Protocol and memory verification solutions you need for your next silicon verification project. Data-driven verification with automated… Verification Academy Live: Austin
-
Navigating Trends and Tools in Automotive Design with Cadence
Join us for our first webinar in this insightful series, where we explore the rapidly evolving automotive landscape. We will focus on the rise of autonomous and electric vehicles, highlighting key trends such as ADAS, software-defined vehicles, and zonal architectures. Learn how Cadence’s advanced automotive solutions are addressing the increasing compute demands and in-vehicle networking… Navigating Trends and Tools in Automotive Design with Cadence
-
Phil Kaufman Award & Banquet
Hayes Mansion 200 Edenvale Avenue, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was established as a tribute to Phil Kaufman, the late industry pioneer who turned innovative technologies into commercial businesses that have benefited electronic designers. Electronic System… Phil Kaufman Award & Banquet
-
Navigating COTS-IP in DO-254: Strategies for Safe and Efficient FPGA Design
The integration of COTS-IP (Commercial Off-The-Shelf Intellectual Property) components in FPGA-based Avionics systems can significantly speed up development and enhance performance. However, it also introduces unique challenges, as these components may not align with the strict aviation development assurance standards required for DO-254 compliance. This webinar will guide you through the process of balancing the… Navigating COTS-IP in DO-254: Strategies for Safe and Efficient FPGA Design
12 events found.