BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Marketing EDA - ECPv6.17.5.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Marketing EDA
X-ORIGINAL-URL:https://marketingeda.com
X-WR-CALDESC:Events for Marketing EDA
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20230312T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20231105T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20240310T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20241103T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
TZOFFSETFROM:+0530
TZOFFSETTO:+0530
TZNAME:IST
DTSTART:20230101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Europe/Berlin
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Europe/London
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:20251026T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240815T110000
DTEND;TZID=America/Los_Angeles:20240815T120000
DTSTAMP:20240809T165235Z
CREATED:20240809T165235Z
LAST-MODIFIED:20240809T165235Z
UID:8228-1723719600-1723723200@marketingeda.com
SUMMARY:Why Should Our Team be Using VHDL + OSVVM for Verification?
DESCRIPTION:Abstract: \nThis is a high-level presentation that identifies the key aspects of a modern verification methodology and shows how to achieve them with OSVVM. This is a great presentation to share with your management about why OSVVM (and OSVVM training) is important for your team. \nDescription: \nDeveloping and deploying a verification methodology can be costly and time consuming. Going without one will be even more costly due to bugs escaping into production hardware systems.\n\nOpen Source VHDL Verification Methodology (OSVVM) provides the VHDL community with an already developed\, open-source solution. OSVVM implements all of the capabilities of a modern verification methodology: transaction-based testing\, a verification framework\, verification components\, self-checking tests\, messaging handling\, error tracking\, requirements tracking\, constrained random testing\, scoreboards\, functional coverage\, co simulation with software\, test automation\, and a comprehensive set of test reports.\n\nThis presentation examines how these capabilities will benefit your projects.\n\nSystemVerilog+UVM also provides a similar set of capabilities. Unfortunately\, SV+UVM ended up absurdly complex to use – instead of using a module (entity/architecture in VHDL) with its built-in concurrency\, SV+UVM uses OO\, sequential code\, and fork and join (to get concurrency). As a result\, SV has failed to unify the design and verification communities.\n\nVHDL+OSVVM on the other hand uses entity/architectures to create verification components and libraries of subprograms (procedures and functions) to extend VHDL into a complete verification language. In doing this\, OSVVM creates verification capabilities that rival SystemVerilog+UVM while at the same time it uses VHDL language elements that are familiar to VHDL design engineers.\n\nAs a result\, with VHDL+OSVVM and a good verification lead\, any VHDL engineer can do verification as well as RTL design.\n\n\nAbout OSVVM \nOSVVM is a suite of libraries designed to streamline your VHDL entire verification process\, boosting productivity and reducing development time. Each library provides independent capabilities\, allowing selective adoption and a learn-as-you-go approach. Whether using directed or random testing\, OSVVM facilitates writing concise and readable test cases for both unit/RTL tests and complex FPGA and ASIC tests. \nOSVVM provides VHDL with verification capabilities that rival SystemVerilog + UVM. These include transaction-level modeling\, verification components\, co-simulation with software\, randomized test generation\, self-checking test support\, verification data structures\, comprehensive test reporting in HTML and text\, and synchronization primitives.\n\nWith OSVVM and a good team lead\, any VHDL engineer can do verification – and have fun doing it. As a result\, having your entire team united in using OSVVM will simplify deploying VHDL engineers to projects.\n\nSynthWorks has been using OSVVM for 25+ years in our training classes and consulting work. During that time\, we have innovated new capabilities and evolved our existing ones to increase re-use and reduce effort and time spent.\n\nWhy VHDL for verification? According to the 2022 Wilson Research Group Functional Verification Study\, in the FPGA market\, 66% use VHDL for design\, 58% use VHDL for verification\, and 28% use OSVVM. Hence\, VHDL is #1 for FPGA development and OSVVM is #1 for VHDL verification.\n  \n\nAgenda\n\n50 min presentation/live demo\n10 min Q&A\n\n  \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nPresenter Bio: \n \nJim Lewis\, VHDL Design and Verification Expert\, Trainer\, OSVVM developer\, and IEEE VHDL Chair \nJim Lewis is an innovator and leader in the VHDL community. He has 30 plus years of design and teaching experience. He is the Chair of the IEEE 1076 VHDL Standards Working Group. He is a co-founder of the Open Source VHDL Verification Methodology (OSVVM) and the chief architect of the packages and methodology. He is an expert VHDL trainer for SynthWorks Design Inc. In his design practice\, he has created designs for print servers\, IMA E1/T1 networking\, fighter jets\, video phones\, and space craft.\nWhether teaching\, developing OSVVM\, consulting on VHDL design and verification projects\, or working on the IEEE VHDL standard\, Mr. Lewis brings a deep understanding of VHDL to architect solutions that solve difficult problems in simple ways.
URL:https://marketingeda.com/event/why-should-our-team-be-using-vhdl-osvvm-for-verification/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Aldec-AUgust-15-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240812T150000
DTEND;TZID=America/Los_Angeles:20240812T160000
DTSTAMP:20240731T170816Z
CREATED:20240731T170816Z
LAST-MODIFIED:20240731T170816Z
UID:8194-1723474800-1723478400@marketingeda.com
SUMMARY:Modeling and Simulation of Silicon Photonics Systems in SystemVerilog
DESCRIPTION:Silicon photonics systems integrate photonic components such as optical waveguides\, couplers\, resonators\, photodetectors\, etc. along with electronic components on the same silicon chip to realize high-bandwidth\, high-density\, and low-power communication via wavelength-division multiplexing (WDM). This talk will address the challenges of modeling and simulating silicon photonics WDM transceivers in SystemVerilog\, which contain photonic devices for WDM signaling\, analog interface circuits for pulse-amplitude modulation (PAM)\, and digital controllers for temperature calibration. It will show that the XMODEL’s way of expressing analog signals in the Laplace domain and computing them in an event-driven fashion can be extended to simulating optical waves\, even when they are treated as ~200 THz frequency signals. The talk will be given from a circuit designer’s perspective\, and those without prior background in silicon photonics are all welcome to join.
URL:https://marketingeda.com/event/modeling-and-simulation-of-silicon-photonics-systems-in-systemverilog/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Scientific-Analog-August-12-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240806T100000
DTEND;TZID=America/Los_Angeles:20240806T110000
DTSTAMP:20240528T173110Z
CREATED:20240528T173009Z
LAST-MODIFIED:20240528T173110Z
UID:8063-1722938400-1722942000@marketingeda.com
SUMMARY:Fab.da: Comprehensive AI-Driven Process Analytics for Faster Ramp and Efficient High-Volume Manufacturing
DESCRIPTION:The challenges before semiconductor fabs are expansive and evolving. As the size of chips shrinks from nanometers to eventually angstroms\, the complexity of the manufacturing process increases in response. To combat the complexity and sheer intricacy of semiconductor manufacturing\, innovative software solutions are required. Synopsys Fab.da is a comprehensive process control solution that utilizes artificial intelligence (AI) and machine learning (ML) to allow for faster production ramp and efficient high-volume manufacturing. Fab.da is a part of the Synopsys.da Data Analytics solutions\, which brings together data analytics and insights from the entire chip lifecycle. It can analyze many petabytes of data originating from thousands of equipment in semiconductor fabs with zero downtime. Join the webcast to learn more about the Synopsys Fab.da. \n\n\n\n\n\n\n\n\n\n\nSpeakers\n\n\nListed below are the industry leaders scheduled to speak. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nVivek Jain\n\n\nProduct Management\, Principal\nSynopsys \n\n\n\n\n\n\n\n\n\n\n\nVivek Jain is an accomplished product management professional at Synopsys with a career distinguished by strong leadership and a proven record of contribution to lithography\, metrology\, and inspection products. He holds four issued patents in technologies that improve semiconductor fab efficiency and has a number of papers in publications. Vivek graduated from the Indian Institute of Technologies with a major in chemical engineering and\, since 2019\, has been a member of the technical committee of SEMI Advanced Semiconductor Manufacturing Conference (ASMC).
URL:https://marketingeda.com/event/fab-da-comprehensive-ai-driven-process-analytics-for-faster-ramp-and-efficient-high-volume-manufacturing/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-August-6-2024.jpeg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240806T080000
DTEND;TZID=America/Los_Angeles:20240808T170000
DTSTAMP:20240729T183004Z
CREATED:20240723T173747Z
LAST-MODIFIED:20240729T183004Z
UID:8167-1722931200-1723136400@marketingeda.com
SUMMARY:Future of Memory and Storage - 2024
DESCRIPTION:FMS: the Future of Memory and Storage is an all-inclusive international memory and storage showcase. It is the event for the memory and storage industry. It is the one-stop place to catch up on the latest technologies\, see the hottest products\, and learn about what’s happening and where the latest trends are heading. FMS is now the largest memory and storage industry show with the most high-level keynoters from leading companies\, the largest exhibits\, and the most sessions covering everything from applications and architectures through enterprise storage\, controllers\, and new technologies. \nOur industry continues to thrive and grow with new technology and more applications than ever. FMS has expanded to an all- inclusive memory and storage summit welcoming all emerging memory and storage solutions. The scope of FMS will include DRAM\, DNA data storage\, UCIe chiplet interconnects\, Compute Express Link (CXL)\, wearables\, automotive\, AI/ML\, data centers\, and entertainment applications\, along with 3D flash\, NVMe\, ZNS\, and important industry announcements. As one past attendee put it\, “Flash is a big society and FMS is the right show.”
URL:https://marketingeda.com/event/future-of-memory-and-storage-2024/
LOCATION:Santa Clara Convention Center\, 5001 Great America Parkway\, Santa Clara\, CA\, 95054\, United States
CATEGORIES:Conference,IP,Semiconductor
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/FMS-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240725T100000
DTEND;TZID=America/Los_Angeles:20240725T110000
DTSTAMP:20240710T173759Z
CREATED:20240710T173759Z
LAST-MODIFIED:20240710T173759Z
UID:8128-1721901600-1721905200@marketingeda.com
SUMMARY:Applying Artificial Intelligence in Fab Technology Co-Optimization​​
DESCRIPTION:The common approach to optimize a fabrication process involves process and fab engineers creating and setting up Design of Experiments (DoEs) using a trial-and-error approach. This approach often leads to costly iterations since wafer fabrication is both expensive and time-consuming. Typically\, it can take weeks to months of experimentation\, depending on what process parameters are not meeting their targets. \nThe new approach described in this webinar\, already in production use today\, leverages artificial intelligence (AI) and machine learning (ML) to generate an accurate model of a fabrication step. The approach involves using TCAD digital models of a fab process (digital twin) that consider the actual physics and chemistry involved. This digital twin model is used to test and analyze using the same DoE methodology\, but without the need to fabricate multiple wafers\, thus saving the cycle times and costs associated with the fabrication. \nThis webinar will showcase this FTCO flow with examples to give you more insight into this flow and how you can apply it for you and your team’s needs. \nWhat You Will Learn \n\nIntroduction to FTCO\n\nDigital Twin\nMachine learning\nFab Technology Co-Optimization (FTCO)\nOverview of Silvaco’s tools enabling FTCO\n\n\nFTCO for Process Margin Analysis\n\nUse case example: STI trench modeling and optimization\n\n\nRTSM: A Real-Time 2D Structure Modeling Tool\nOther FTCO examples\n\nBio\nDr. Christian Caillat\, Senior Staff CAE\, Silvaco Inc. \nDr. Christian Caillat is a Senior Staff CAE at Silvaco\, based in Boise\, ID. Prior to joining Silvaco in June 2023\, he was with Micron Technology for 13 years\, where he contributed to various projects including emerging memory program collaboration with imec\, 3D NAND Cell team lead\, and advanced memory modeling. \nDr. Caillat holds an engineering degree in Electronics and a PhD in Microelectronics from the National Polytechnical Institute of Grenoble\, France.
URL:https://marketingeda.com/event/applying-artificial-intelligence-in-fab-technology-co-optimization/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Silvaco-July-25-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240724T080000
DTEND;TZID=America/Los_Angeles:20240725T170000
DTSTAMP:20240711T164050Z
CREATED:20240711T160540Z
LAST-MODIFIED:20240711T164050Z
UID:8135-1721808000-1721926800@marketingeda.com
SUMMARY:Chiplets: Building the Future of SoCs
DESCRIPTION:Chiplets\, also known as heterogeneous multi-die systems\, are increasingly seen as the future of System on Chips (SoCs). They offer a solution to meet the growing demands of high-performance computing in various industries\, particularly fueled by the widespread adoption of AI technology. However\, while the concept of using chiplets to construct larger chips to overcome the limitations associated with building monolithic chips using advanced process technologies is promising in theory\, the practical implementation poses challenges. \nThe “Chiplets: Building the Future of SoCs” virtual event will delve into the complex considerations surrounding chiplet-based systems. Discussions will encompass the entire value chain and ecosystem\, spanning from initial concept and design exploration to packaging and testing. Moreover\, the event will examine the emergence of initiatives aiming to establish a chiplet marketplace\, exploring relevant standards and the actual feasibility of such endeavors. \nKey questions to be addressed include how to effectively integrate multiple dies from various foundries\, the methods for pre-validating these chips\, ensuring they meet specified standards\, and managing the integration of components and software. Additionally\, attention will be given to the development of a system integrator community\, strategies for enabling traceability and security within the chiplet supply chain\, and the potential economic viability of chiplet-based systems. \nCrucially\, the event will assess the industry’s readiness to foster the collaborative ecosystems necessary to support a chiplet economy. Will there be a proliferation of competing standards\, or will the industry converge around a unified standard like UCIe? Moreover\, the feasibility of economically designing chiplet-based systems will be scrutinized\, considering factors such as production costs and market demand. \n  \n\nWhat to expect?\nWith a conference space and resource center\, this event will function similarly to a live exhibition and conference. The conference includes keynotes\, panel discussions\, and technical presentations on a variety of subject matters\, including significant technical trends\, market demand and application areas. \nAttendees can expect an immersive exploration of the dynamic landscape of the chiplet and multi-die systems market. \nJuly 24: We’ll look at chiplet definitions\, standards\, and technologies. \nJuly 25: We’ll explore some real-world implementations of chiplet technologies\, and also the chiplet ecosystem. \n  \n\nWho should attend?\nBuilding future SoCs using chiplets involves a diverse range of disciplines\, making this event relevant to anyone involved in the value chain of constructing 2.5D\, 3D stacked heterogeneous systems that incorporate chiplet-style architectures. Whether you specialize in design\, validation\, packaging\, testing\, or provide services related to building these systems\, there will be valuable insights for you at this event. \nFrom automotive industry system developers to those working in data centers and beyond\, we’ll look to explore the technologies\, challenges\, opportunities\, and solutions. \nThis event caters to engineers\, researchers\, developers\, technical marketing professionals\, and industry professionals keen on understanding the potential opportunities and realities of working with and building chiplet-based systems. \n  \n\n\n\n\n\n\n\n  \n\n\n\n\n\n\n\n\n\n\nAgenda\n\n  \n\n\n\n\n\n\n\nAll Dates\n\n\n\n\n\n\n\n\n\nJuly 24 \n8:00 am – 8:10 am PDT \n\n\n\nOpening and start of the conference track “Chiplet Concepts – Principles and Promise”\n\nWelcome and Opening Nitin Dahad\, Editor-in-Chief\, Embedded.com \n\n\n\n\n\n\n\n\n\n\nJuly 24 \n8:10 am – 8:45 am PDT \n\n\n\n(CC1) Multi-Die Design in the Pervasive Intelligence Era\n\nThis Keynote is presented by Shankar Krishnamoorthy\, General Manager\, EDA Group\, Synopsys \nArtificial intelligence and silicon proliferation are shaping a new era of pervasive intelligence. At the forefront is the shift to multi-die\, driving the advancements of trillion-transistor systems and the march to angstroms. With its promise to enable significant compute performance\, heterogenous integration is a critical requirement in today’s AI-driven world. Join Shankar Krishnamoorthy\, the General Manager of Synopsys’ EDA Group\, as he explores the opportunities presented by multi-die design. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n8:50 am – 9:25 am PDT \n\n\n\n(CC2) Universal Memory Interface (UMI): The solution to break the memory wall for AI ASICs\n\nThis Keynote is presented by Ramin Farjadrad is the founding CEO of Eliyan. \nCompute performance demand has been growing exponentially in recent years\, and with the advent of Generative AI\, this demand is growing even faster. Moore’s law coming to an end as well as the Memory Wall (memory bandwidth & capacity) and IO Wall are the main performance bottlenecks. The chiplet system-in-package (SiP) is the industry’s solution to these bottlenecks. Silicon interposers are industry’s main technology to connect chiplets in SiPs\, but they introduce several new bottlenecks. The largest interposer going to production is 2700mm2\, which is ~1/4 the largest standard package substrate. Thus\, a SiP with silicon interposer has limited compute & memory chiplets\, thus limited performance. This presentation introduces Universal Memory Interface (UMI)\, a high bandwidth efficient D2D connectivity technology between XPU-Memory & XPU-XPU\, which enables innovative architectures that help remove Memory & IO walls for next generation AI\, specifically Gen AI\, systems. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n9:25 am – 9:35 am PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Chiplet companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 24 \n9:35 am – 10:35 am PDT \n\n\n\n(CC3) The A to Z of Multi-Die Design\n\nThis Tutorial is presented by Tim Kogel\, Sr. Director for Technical Product Management\, Synopsys \nThis tutorial explains the intricacies of multi-die design\, covering topics from functional architecture and IP integration to implementation and signoff. It uses case studies to highlight the steps\, considerations\, and new innovations in multi-die designs. \n\n\n\n\n\n\n\n\n\n\nJuly 24 \n10:40 am – 11:25 am PDT \n\n\n\n(CC4) Panel Discussion: Taming Complexity – Building a Successful Open Chiplet Ecosystem\n\nThis Panel Discussion with industry experts is moderated by Nitin Dahad\, Editor-in-Chief\, Embedded.com. \nWhat is the current state of the commercial chiplet ecosystem\, and is a multi-company open ecosystem needed for chiplets to achieve their full potential? As we move from single company effort to a complex\, multi-supplier ecosystem\, we’ll discuss the biggest challenges we face\, including the need to manage and reduce supply chain complexity\, and doing so at reasonable cost. We’ll also talk about some of the practicalities. Do we have sufficient standards in place to enable the chiplet economy\, and is there appetite for industry and vendors to collaborate on these standards? Who takes ownership of the process when chiplets come from multiple suppliers\, and who is responsible for overall yield? And how do we ensure that all parts of the supply chain make money\, including smaller companies and startups? \nPanelists:\n– Ramin Farjadrad \, founding CEO\, Eliyan\n– Mohit Gupta\, Senior Vice President\, Alphawave Semi\n– Nick Ilyadis\, Vice President of Product Planning\, Achronix\n– Kenneth Larsen\, Product Management Director\, EDA Group\, Synopsys \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n11:25 am – 11:30 am PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Automotive companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 24 \n11:30 am – 11:50 am PDT \n\n\n\n(CC5) Optimizing Next-Gen I/O Chiplet: Pioneering UCIe D2D Interconnects from 1.6 Terabits to 224 Gigabits\n\nPresented by Letizia Giuliano\, Vice President\, Alphawave Semi \nIn this presentation\, we will explore the benefits of adopting UCIe-enabled chiplet IP subsystems\, featuring state-of-the-art Multi-Standard SerDes I/O connectivity for advanced AI solutions. As the need for more powerful compute capability continues to grow\, the landscape and role of chiplets has become increasingly crucial for providing essential avenues for scalability\, efficiency\, and innovation in the infrastructure of next-generation AI data networks. We will review the obstacles associated with developing an interoperable 112G Multi-Lane and Multi-Standard I/O chiplet\, and share detailed implementation insights and outcomes from Alphawave Semi’s Chiplet portfolio. Furthermore\, we will demonstrate how AI connectivity use cases can be rapidly enhanced through the deployment of I/O Chiplets\, which are vital for today’s multi-Terabit I/O systems. The presentation will conclude with a discussion on the challenges facing the industry and propose solutions for advancing scale-up and scale-out connectivity options to meet the networking bandwidth demands of future AI systems. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n11:50 am – 12:10 pm PDT \n\n\n\n(CC6) Chiplets for Everyone – Modular Re-usable Solution Powered by Patented Technology\n\nPresented by Kash Johal\, CEO and Founder\, YorChip \nToday\, Chiplets are primarily being deployed by MegaCap companies due to economics\, long lead-times\, and the complexity of development. QuickLogic and YorChip present a solution to deploy re-usable off-the-shelf Chiplets for everyone. Our solution empowers engineers at companies of any size to leverage chiplets:\n– Modular Chiplets: Ease connectivity and enable reuse across diverse customer designs.\n– Patented PHY: Supports both advanced and standard packaging\, lowering development cost and production deployment.\n– Legacy-Node PHY: Extends chiplet benefits to mix older process nodes (up to 90nm) with advanced nodes.\n– Routing Link Layer: Reduces Latency and helps eliminate signal integrity challenges.\n– AI Friendly: Chiplets specifically optimized for running Generative AI models at the edge. \nThe QuickLogic and YorChip collaboration empowers engineers at any size company to deploy chiplets for any application quickly and at low cost. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n12:10 pm – 12:30 pm PDT \n\n\n\n(CC7) The Role of EDA as Chips Transform Into 3D Systems\n\nPresented by John Park\, Product Director\, Cadence \nWhat challenges will you face when pivoting from monolithic IC design to 3D heterogenous package design? How can electronic design automation (EDA) address these challenges? As we go from Moore’s Law to More-than-Moore\, technologies begin to converge across IC and systems design. This shift requires new advanced design flows combining EDA tools. These system-level design flows must enable seamless cross-domain co-design and analysis. The days of IC and package designers “throwing data over the wall” are over. Heterogeneous integration presents a new era of electronic product design with collaboration at its core – one that depends on the seamless interaction between analog/digital IC teams and package design teams. The use of advanced packaging technologies to combine smaller\, discrete chiplets into one SiP not only pushes the need for more advanced multi-die packaging\, but also makes packaging part of the process. This significantly reduces dependence on Moore’s Law at a time when building advanced monolithic SoCs is no longer the best option from a cost and technology perspective. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n12:30 pm – 12:50 pm PDT \n\n\n\n(CC8) Taking 3DIC Heterogeneous Integration Mainstream\n\nPresented by Tony Mastroianni\, Advanced Packaging Solutions Director\, Siemens EDA \nHeterogeneous integration itself isn’t new\, but new design and manufacturing technologies\, combined with new product demands from system integrators\, means that heterogeneous integration and 3DIC are now becoming a necessity in mainstream design. This shift however is not without its challenges as 3D IC is not a simple extension of existing packaging solutions but creates a whole new set of Multiphysics integration considerations. The interaction of thermal\, mechanical\, reliability\, test\, and core semiconductor design increases complexity and requires disparate domains to seemly collaborate.In this presentation we will explore the challenges introduced by 3D IC\, the current state of the industry to address those challenges\, the ecosystem needed to support 3DIC\, and how users today can successfully adopt 3D IC leveraging new solutions\, workflows\, and 3D IC Design Kits (3D K) from Siemens EDA that are designed specifically with 3D IC in mind. \n  \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n12:50 pm – 1:10 pm PDT \n\n\n\n(CC9) UCIe Standard Versus UCIe Advanced – What Designers Need to Know\n\nPresented by Manuel Mota\, Principal Product Manager\, Synopsys \nThis technical presentation delves into the requirements and considerations for UCIe in standard and advanced packaging\, including density\, testing\, and the power and performance impact on the die-to-die implementation. The presentation will use real examples of UCIe silicon proofs to showcase the two variants of UCIe interfaces. \n\n\n\n\n\n\n\n\n\n\nJuly 24 \n1:10 pm – 1:20 pm PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Chiplet companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 24 \n1:20 pm – 1:40 pm PDT \n\n\n\n(CC10) Celestial AI Photonic Fabric based 14.4Tbps Optical Chiplets for AI XPU Connectivity\n\nPresented by Dave Lazovsky\, CEO\, Celestial AI \nWith the growth in GenAI\, AI infrastructure is not just about the System on Chip but about the System of Chips. The bottleneck is no longer compute performance of a single XPU but scale-up interconnect bandwidth\, memory bandwidth and capacity. Photonic Fabric is the next generation optical interconnect technology offering >10X more performance than any competitive technology. Chiplets based on the Photonic Fabric and incorporating D2D interfaces like UCIe\, MAX3 etc are built in TSMC 5nm process and are fully compatible with standard 2.5D packaging flows for easy integration with XPUs. This enables XPUs to have optical interconnects for compute-to-compute and compute-to-memory fabrics that deliver Tbps bandwidth with nano-second latencies. XPUs can also seamlessly integrate with Photonic Fabric based memory solutions offering TBs of memory capacity at full HBM3 bandwidth. This innovation empowers hyperscalers to optimize the number of XPUs needed for training & inference\, improving the efficiency and economics of AI processing with significantly lower TCO2 impact. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n1:40 pm – 2:00 pm PDT \n\n\n\n(CC11) Traceability and security for chiplet supply chain\n\nPresented by Jun Kawaguchi\, Marketing Executive\, Winbond \nThis presentation describes the issues relating to authenticity of individual chiplet and how to ensure the supply chain security is assured. A secure supply chain is becoming increasingly critical topic to counter cybersecurity concerns and the operation of critical systems such as infrastructure systems and autonomous vehicle application. There are trusted certification organizations that will audit and assure the supply chain to be intact\, however this becomes complex as multiple chiplets enter the supply chain. We will discuss these issues in the context of certified\, secure memory product that Winbond provides. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n2:00 pm – 2:20 pm PDT \n\n\n\n(CC12) Innovations in AI Chip Packaging: Advanced Processes & Equipment Technologies\n\nPresented by Aaron Fellis\, Corporate Vice President\, Lam Research \nAs artificial intelligence (AI) continues to permeate diverse sectors\, from autonomous vehicles to healthcare\, there is increasing demand for more powerful and efficient AI chips. This has led to a paradigm shift\, with a focus not only on the performance of AI chips but also on their packaging. As the demand for higher processing power and energy efficiency grows\, advanced packaging becomes more essential to support these requirements\, driving sophisticated processes and equipment technologies that can handle the complexity of packaging AI chips. The presentation will shed light on equipment innovations and packaging methodologies that are shaping the future of AI chip technology. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n2:20 pm – 2:55 pm PDT \n\n\n\n(CC13) Packaging matters: extending Moore’s law with “re-aggregation”\n\nThis Keynote is presented by Lalitha Immaneni\, VP of Semiconductor R&D\, Intel \nWith the arrival of ChatGPT\, Large Language Models (LLMs) have transformed AI into an interactive and accessible technology that recursively builds on its prior accomplishments\, fueling a new gold rush era of applications. AI models have exploded in complexity and size\, exerting demand pressure on both compute and memory. Over time\, Moore’s law has yielded a roughly 2x increase in compute every 2 years\, compared to the enormous 750x per year growth demand from the LLMs. Memory is an even trickier problem as it needs to address capacity\, speed and cost of data transport. Packaging plays a pivotal role in this era\, architecting bespoke solutions for a highly differentiated set of applications. We take a look at the role of disaggregation\, chiplets and interconnects in enabling the future of AI and HPC and illustrate this with solutions that can help create unique functionality\, performance\, and cost while enabling reuse and modularity. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 24 \n2:55 pm – 3:15 pm PDT \n\n\n\n(CC14) Emerging Chiplet Ecosystems Enable Innovative Multi-Vendor Designs\n\nPresented by Elad Alon\, CEO and Co-Founder\, Blue Cheetah Analog Design \nChiplets reduce the rising costs of innovation. Heterogeneous compute\, especially AI applications\, stands to gain the most from chiplet-based designs. System architects are discovering that the keys to successful chiplet integration are an application-appropriate ecosystem and a customizable die-to-die (D2D) interconnect tailored for their end applications. \n\n\n\n\n\n\n\n\n\n\nJuly 25 \n8:00 am – 8:10 am PDT \n\n\n\nOpening and start of the conference track “Chiplet Technologies – Practicalities and Performance”\n\nWelcome and Opening by Sally Ward-Foxton\, Senior Reporter\, EE Times \n\n\n\n\n\n\n\n\n\n\nJuly 25 \n8:10 am – 8:45 am PDT \n\n\n\n(CP1) Jumpstart Your Chiplets Journey with End-to-End System Silicon Solutions\n\nThis Keynote is presented by David Glasco\, Vice President\, Compute Solutions Group\, Cadence. \nExplore the chiplet journey and gain insights into the reasons behind the increasing adoption of chiplets and the vital role that partners play in helping engineers succeed in their chiplet journey.  Learn how the right IP portfolio and IP teams can deliver on this journey with multiple engineering engagement models and strong industry partnerships.  See how design automation flows can help accelerate product time-to-market and reduce engineering costs. Understand how the design process can be automated and how virtual platforms and package design flows can significantly improve the engineering efficiency of chiplets. Join this keynote to discover the advantages and future potential of chiplets and how partners can help you succeed. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n8:50 am – 9:25 am PDT \n\n\n\n(CP2) Chipletonomics : Economic foundation of future AI and HPC supercomputing.\n\nThis Keynote is presented by Sambit Sahu\, Senior Vice President at Krutrim\, an Ola company. \nThere is a huge surge in AI and HPC supercomputing currently and this will continue to accelerate. Generative AI explosion and associated multi-trillion dollar impact to revenue is triggering huge innovations in the AI space. HPC computing is on a rapid growth path with multiple supercomputers (multiple chips interconnected with high bandwidth and highly reliable network fabric and infrastructure) being built worldwide. Chiplets\, which are small pieces of silicon dies targeting a particular functionality\, are evolving rapidly as a concept and implementation style. In this presentation\, we will talk about how chiplets are going to address some of the key challenges of building next generation AI and HPC supercomputers. We will also demonstrate the significant economic advantages of chiplets architecture over conventional monolithic architectures. We will also demonstrate methodologies and approaches on how to use chiplets for your cost advantage. We will walk through how we are capitalizing on the chiplet strategy for economic advantage in building our high end AI server\, scaling upto a supercomputer. We will walk through strategies in optimizing NRE costs\, optimizing TCO\, optimizing on scaleout costs\, and optimizing on time to market\, and extending the benefits to additional products. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n9:25 am – 9:35 am PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Chiplet companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 25 \n9:35 am – 10:35 am PDT \n\n\n\n(CP3) Semiconductor design: Linking design to manufacturing for a sustainable semiconductor future\n\nTechnical Talk with Michael Munsey\, Vice President\, Siemens EDA and Sally Ward-Foxton\, Senior Reporter\, EE Times \nSemiconductor sustainability starts with design and the decisions made during the design process affect sustainability. This is amplified as we transition to the heterogeneous integration of chiplets using advanced substrate platforms such as 2.5/3D in order to continue silicon scaling. By linking the digital twins for semiconductor design to the digital twin of a semiconductor fab\, design details can be fed forward to optimize fabs for sustainability and manufacturing data can be fed back to optimize design libraries and decisions. In this talk\, we will talk about the evolution of the digital twin\, how new solutions aid design and manufacturability\, and the start of a new semiconductor era. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n10:40 am – 11:25 am PDT \n\n\n\n(CP4) Panel Discussion: Lowering Barriers – Making Chiplets Work Together\n\nThis Panel Discussion with industry experts is moderated by Sally Ward-Foxton\, Senior Reporter\, EE Times. \nChiplets are attracting a lot of attention\, but which industries or verticals will benefit most from chiplets in the short term\, and why? We’ll start by talking about applications for chiplets and how they will evolve as the technology matures.We’ll discuss the biggest challenges to designing successful multi-die systems today. How do we ensure dies from different processes work together\, and what about dies designed by different companies? Are standards ready for this challenge\, and how are design tool vendors\, silicon vendors and IP providers taking it on? We’ll cover topics like multi-die system simulation\, emulation and verification\, and whether the complexity of these processes is limiting the size and scope of multi-die designs today. \nPanelists:\n– David Glasco\, Vice President\, Compute Solutions Group\, Cadence\n– Andreas Olofsson\, CEO\, Zero ASIC\n– Sambit Sahu\, Senior Vice President\, Krutrim\, an Ola company\n– John Sotir\, Senior Director\, Altera\, an Intel Company \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n11:25 am – 11:35 am PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Chiplet companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 25 \n11:35 am – 12:10 pm PDT \n\n\n\n(CP5) Using composable chiplets to reduce ASIC design costs\n\nThis Keynote is presented by Andreas Olofsson\, CEO and founder of Zero ASIC. \nThe compounding effect of monolithic miniaturization on electronics has been nothing short of miraculous. Fifty plus years of Moore’s Law has resulted in a million fold improvement in computing cost and efficiency. Now that physical device scaling is approaching hard atomic limits\, the question is: Where will the next million fold computing efficiency improvement come from? Extreme domain specific circuit specialization can provide the next 1\,000 bost\, but the path is blocked by the prohibitive cost and complexity of ASIC design. Chiplets offer a compelling solution to reducing the cost and time of ASIC design\, but challenges remain. In this talk\, I will present my experience with chiplets over the last decade\, review the current obstacles\, and propose some potential paths for the future. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n12:15 pm – 1:15 pm PDT \n\n\n\n(CP6) Unleashing AI Potential Through Advanced Chiplet Architecture\n\nThis Tutorial is presented by Dr. Tony Chan Carusone\, Chief Technology Officer\, Alphawave Semi \nIn this tutorial\, Tony Chan Carusone\, CTO of Alphawave Semi\, explores the crucial advancements required to propel the next generation of computing\, with a particular emphasis on AI as a transformative force reshaping our daily lives and data management systems. He highlights how pervasive connectivity\, from extensive optical fiber networks to intricate chiplet wirings\, is critical for AI functionalities. The discussion traces AI’s evolution over the last two decades. These developments are pivotal in meeting the computational demands\, from teraflops to petaflops\, while focusing on sustainability through chiplet-based designs. Additionally\, he will delve deeper into the chiplet architecture\, discussing how it revolutionizes cost and power efficiencies in AI applications. Tony will detail Alphawave Semi’s leadership in providing connectivity solutions specifically designed for chiplet architectures\, including the groundbreaking UCIe interface that offers a path up to 10 Tbps/mm bandwidth density. The session will further examine how AI is transforming data infrastructure connectivity\, highlighting the necessity for robust inter-chip links within datacenters and the reengineering of optical networks that cater to AI’s specific needs. The session wraps up by addressing the trend toward disaggregated computing and distributed data centers\, facilitated by low-latency connectivity. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n1:15 pm – 1:25 pm PDT \n\n\n\nTechnical Resources Time\n\nVisit the Resource Center which includes microsites from leading Chiplet companies with lots of technical information like White Papers\, Webinars\, Datasheets\, etc. \n\n\n\n\n\n\n\n\n\nJuly 25 \n1:25 pm – 1:45 pm PDT \n\n\n\n(CP7) MIPS Accelerating the Chiplet Revolution: Powering the Future of GenAI\n\nPresented by Durgesh Srivastava\, Chief Technology Officer\, MIPS \nCompute requirements have outpaced supply by 10x. Historically\, HW advancements consistently outpaced SW. However\, the advent of GenAI has reversed this trend\, with SW developments now outstripping HW. Advanced algorithms\, especially those involving deep learning and large-scale data processing\, require vast processing power\, memory\, and efficient data handling. The computational demands of training and running GenAI models have pushed traditional silicon-based processors to their limits\, necessitating new hardware designs. Concurrently\, the slowdown of Moore’s Law has worsened these challenges. The chiplet architecture has emerged as a promising solution. This presentation will discuss how MIPS’ data-centric approach\, with the integration of the RISC-V ISA\, is driving the chiplet revolution\, optimizing data flow and processing efficiency to bridge the HW-SW gap and ensure ongoing computational advancements. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n1:45 pm – 2:05 pm PDT \n\n\n\n(CP8) Multi-Die Health Management\n\nPresented by Dr. Yervant Zorian\, Chief Architect and Fellow\, Synopsys \nThis technical presentation discusses four multi-die health management solutions for different chiplet-to-chiplet configurations: Using IEEE 1838 for testing interconnects and dies (or chiplets) in a GPIO-based configuration\, using Synopsys SLM SMS EXT-RAM for test and repair of interconnects and DRAMs in an HBM-based logic-to-memory chiplet configuration\, using MTR for monitoring\, test\, and repair of interconnects in a UCIe-based chiplet-to-chiplet configuration\, using lane test and repair (LTR) for monitoring\, test\, and repair of light I/O in a TSV-based hybrid bonding configuration. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n2:05 pm – 2:25 pm PDT \n\n\n\n(CP9) The Rise of Chiplets in Advanced AI/ML/High Performance Compute SoCs\n\nPresented by Jeff Twombly\, VP Business Development\, Credo \nThis presentation will cover critical SerDes IP development\, chiplet productization\, testing considerations to enable volume at scale\, and how Credo’s experience and infrastructure will enable more chiplet variants required for emerging I/O standards such as UCIe. Credo is a proven industry leader in providing high-performance\, low power chiplet solutions. Credo has two 3.2Tbps chiplets shipping in production. Credo developed all the necessary IP inhouse and combined our purpose built SerDes blocks to create the chiplet products. The 3.2Tbps Nutcracker device utilizes 32-lanes of 112G XSR SerDes to connect to the ASIC/SoC die and 32-lanes of 112G MR SerDes for the off-package\, line-side connectivity. The XSR interface can connect up to 50mm trace lengths on standard organic packaging substrates. The 3.2Tbps BlueJay device was developed to enable multi-chip module solutions using TSMCs CoWoS\, InFO\, and/or SoIC 3DFabric configuration technology. Credo developed a BoW (bunch of wires) interface to connect to the ASIC/SoC die and enables the off-package\, line-side connectivity with 64-lanes of 56Gbps LR SerDes. \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n2:25 pm – 2:45 pm PDT \n\n\n\n(CP10) Architecture challenges in meeting power\, thermal and performance needs in partitioning Chiplets for rapid deployment\n\nPresented by Deepak Shankar\, Founder and Chief Visionary\, Mirabilis Design \nDesign of chiplet architectures must transition from silicon-centric to system-centric. Early application-specific architecture exploration provides power\, latency\, throughput and thermal impact statistics to measure quality and efficiency. The exploration covers partitioning of heterogeneous compute resources onto chiplets\, task assignment\, maximize throughput and minimize latency\, manage power and thermal below the threshold for corner cases\, and scalability across workloads and tasks. System modeling using IP blocks enables this using multi-abstraction methodology with rapid modeling\, extensive exploration with constraints and optimization of the specification. During the session\, we will explain the exploration of real-life examples using system modeling. How to determine the best assignment of caches and memory at the host processor vs chiplet hub vs accelerator? How do you ensure chiplets are of the same dimension and thermal is equally distributed? How do you decide between UCIe standard vs advanced\, number of UCIe interfaces\, memory request distribution and coherency on performance? \n\nRead More \n\n\n\n\n\n\n\n\n\nJuly 25 \n2:45 pm – 2:55 pm PDT \n\n\n\nWrap-Up Session
URL:https://marketingeda.com/event/chiplets-building-the-future-of-socs/
CATEGORIES:EDA,IP,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/EE-Times-July-24-25-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240724T080000
DTEND;TZID=America/Los_Angeles:20240724T090000
DTSTAMP:20240710T164355Z
CREATED:20240710T164355Z
LAST-MODIFIED:20240710T164355Z
UID:8118-1721808000-1721811600@marketingeda.com
SUMMARY:Simulating AMD's next-gen Versal Adaptive SoC devices using Questasim
DESCRIPTION:Versal Adaptive SoC\, a revolutionary adaptable platform developed by AMD\, integrates several key components such as the AI Engine (AIE)\, Processing System (PS)\, Programmable Logic (PL)\, Network on Chip (NoC)\, and a diverse array of specialized IPs. This innovative platform facilitates the efficient execution of intricate algorithms spanning from machine learning to high-performance computing tasks. In our upcoming webinar\, we aim to provide an in-depth guide on running simulation flows for a Versal Adaptive SoC. Additionally\, we’ll delve into QEMU\, the open-source system emulator\, and its co-simulation interface with Questa. Demonstrating how to conduct a system simulation of a Versal example design will be a focal point\, showcasing Questa’s support for system simulation of Versal designs based on the Vitis™ hardware emulation flow. This comprehensive setup\, including hardware emulation and system integration\, is seamlessly achieved within the Vitis environment. It incorporates the AIE simulator for graph applications\, Questasim for PL kernels\, and QEMU for PS host applications. \nWhat you will learn: \n‌\nHow to use Questa to simulate AMD’s Versal Adaptive SoC designs\n‌ \nWho should attend: \nUsers Looking into the latest AMD Versal devices and wanting to simulate the designs using a commercial simulator \nWhat/Which Products are Covered:   \n\nQuestasim\n\nSpeaker:\n\n\n\n\n\n\nFan Zhang\nProduct Engineer\, Siemens EDA\n\n\n\n\nFan Zhang is currently a Product Engineer at Siemens EDA Software. He has been working in Design and Verification\, and EDA companies for the last 16 years. He graduated with a MS in Computer Engineering from Texas A&M University. \nHe previously worked at AMD as a Design Engineer\, Nvidia and Cadence as a Verification Engineer before joining Siemens as a Product Engineer. \nFan likes to go hiking and camping in his spare time and loves to swim.
URL:https://marketingeda.com/event/simulating-amds-next-gen-versal-adaptive-soc-devices-using-questasim/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Siemens-July-24-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240723T080000
DTEND;TZID=America/Los_Angeles:20240723T090000
DTSTAMP:20240717T173729Z
CREATED:20240717T173729Z
LAST-MODIFIED:20240717T173729Z
UID:8153-1721721600-1721725200@marketingeda.com
SUMMARY:30th Siemens Xcelerator Technology Innovation Awards
DESCRIPTION:Join us as we name the winners of the most prestigious design contest in PCB — the 30th Siemens Xcelerator Technology Innovation Awards! \nDuring this live event\, we will announce winners in multiple categories representing a wide variety of design types. Hear from leading industry experts as they discuss features that make these printed circuit boards exceptional accomplishments. \nStarted in 1988\, and formerly known as Mentor’s Technology Leadership Awards\, this program is the longest-running competition of its kind in the EDA industry. It recognizes engineers and designers who use Siemens’ innovative technology to address today’s complex electronics systems design challenges and produce industry-leading products. \nFind out more about the competition and meet the judges here: https://lnkd.in/g2FjQugA
URL:https://marketingeda.com/event/30th-siemens-xcelerator-technology-innovation-awards/
CATEGORIES:Award,EDA
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Siemens-July-23-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Asia/Kolkata:20240721T080000
DTEND;TZID=Asia/Kolkata:20240723T170000
DTSTAMP:20240717T213106Z
CREATED:20240717T213106Z
LAST-MODIFIED:20240717T213106Z
UID:8156-1721548800-1721754000@marketingeda.com
SUMMARY:ITC India 2024
DESCRIPTION:International Test Conference is the world’s premier venue dedicated to the electronic test of devices\, boards and systems-covering the complete cycle from design verification\, design-for-test\, design-for-manufacturing\, silicon debug\, manufacturing test\, system test\, diagnosis\, reliability and failure analysis\, and back to process and design improvement. \n\n\n\n\nAt ITC India\, design\, test\, and yield professionals can confront challenges faced by the industry\, and learn how these challenges are being addressed by the combined efforts of academia\, design tool and equipment suppliers\, designers\, and test engineers. \n\n\n\n\nThe 2024 ITC India conference is happening at The Radisson Blu Hotel\, Outer Ring Road\, Bengaluru on 21 to 23 July\, 2024.
URL:https://marketingeda.com/event/itc-india-2024/
LOCATION:Radisson Blu\, Outer King Road\, Bengaluru\, India
CATEGORIES:Conference,EDA
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/ITC-India-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Asia/Kolkata:20240718T080000
DTEND;TZID=Asia/Kolkata:20240718T170000
DTSTAMP:20240712T024146Z
CREATED:20240712T024146Z
LAST-MODIFIED:20240712T024146Z
UID:8145-1721289600-1721322000@marketingeda.com
SUMMARY:SNUG India 2024
DESCRIPTION:Since 1991\, the Synopsys Users Group (SNUG) has represented a global design community focused on innovating from Silicon to Software. Today\, as the electronics industry’s largest user conference\, SNUG brings together over 12\,000 Synopsys tool and technology users across North America\, Europe\, Asia\, and Japan. In addition to peer-reviewed technical presentations and insightful keynotes from industry leaders\, SNUG provides a unique opportunity to connect with Synopsys executives\, design ecosystem partners\, and members of your design community. \nJoin your fellow engineers at SNUG to hear practical information you can use on your current projects and the inspiration to create in the Era of Pervasive Intelligence. \nSNUG is restricted to Synopsys customers only\, and offered at no charge. \n\n\n\n\n\n\n\n\n\nWhy Attend? \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nAttend tutorials for the latest advancements in Synopsys technology \n\n\n\n\n\n\n\n\n\n\n\n\nGain practical knowledge you can apply today \n\n\n\n\n\n\n\n\n\n\n\n\n\n\nChoose from among 7 Technical Tracks and see other users showcase best practices for design & verification challenges: Analog/Mixed-Signal Design and Simulation\, Digital Design Implementation\, IC Verification Software\, Signoff\, Silicon Test and Lifecycle Management\, Systems & IP\, and Verification Hardware \n\n\n\n\n\n\n\n\n\n\n\n\nHear users showcase best practices for design  & verification challenges
URL:https://marketingeda.com/event/snug-india-2024/
LOCATION:Sheraton Grand Bengaluru Whitefield\, Bengaluru\, India
CATEGORIES:EDA,IP,User Group
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/SNUG-India-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240717T100000
DTEND;TZID=America/Los_Angeles:20240717T110000
DTSTAMP:20240715T161354Z
CREATED:20240715T161354Z
LAST-MODIFIED:20240715T161354Z
UID:8149-1721210400-1721214000@marketingeda.com
SUMMARY:Enhancing Manufacturing Test Flows with Synopsys VC Z01X
DESCRIPTION:Leveraging functional patterns is crucial for achieving high defect coverage and reducing defective parts per million (DPPM) levels. Synopsys VC Z01X fault simulator offers enhanced fault coverage in manufacturing test flows\, complementing ATPG tools like Synopsys TestMAX ATPG. In this presentation we will delve into unique coverage scenarios\, such as resets and clocks blocked during ATPG mode. We’ll also highlight the benefits of VC Z01X robust support of the SystemVerilog language. Finally\, a practical flow discussion will equip viewers with best practices to get started. \n\n\n\n\n\n\n\n\n\n\nSpeakers\n\n\nListed below are the industry leaders scheduled to speak. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nRobert Ruiz\n\n\nProduct Management Director\nSynopsys \n\n\n\n\n\n\n\n\n\n\n\nRobert Ruiz is a product management director responsible for strategy and business growth of several verification products at Synopsys. Robert has held various marketing and technical positions for leading functional verification and test automation products at various companies including Synopsys\, Novas Software\, and Viewlogic Systems. He has more than 30 years of experience in advanced EDA technologies and methodologies and spent several years designing application-specific integrated circuits (ASICs). Robert has a BSEE degree from Stanford University. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nKirankumar Karanam\n\n\nApplications Engineer\, Manager\nSynopsys \n\n\n\n\n\n\n\n\n\n\n\nKirankumar Karanam is Staff Application Engineer at Synopsys. He currently oversees various customer deployments of Synopsys FuSa verification solutions worldwide. He also works with Synopsys functional verification offerings such as VCS\, Verdi\, and more. He holds M.S in Software Systems from BITS\, Pilani.
URL:https://marketingeda.com/event/enhancing-manufacturing-test-flows-with-synopsys-vc-z01x/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-July-17-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240717T100000
DTEND;TZID=America/Los_Angeles:20240717T110000
DTSTAMP:20240628T030757Z
CREATED:20240628T030757Z
LAST-MODIFIED:20240628T030757Z
UID:8107-1721210400-1721214000@marketingeda.com
SUMMARY:Efficient Way to UVM Constraint Randomization Debug
DESCRIPTION:Become skilled at the art of UVM randomization debugging! \n\n\n\n\n\n\n\n\n\n\n\n\nDate: Wednesday\, July 17\, 2024 \nTime: 10:00am PDT | 1:00pm EDT \nThis webinar equips you with effective strategies to tackle randomization-related errors within your UVM verification environment. We’ll explore the power of Cadence’s Verisium Debug\, a tool designed to simplify the debugging process. \n\n\n\n\n\n\n\n\n\n\n\n\nWhat You Will Learn \n\n\n\n\n\n\n\n\n\n\n\n\n\nPractical techniques for isolating and resolving randomization-related errors\nOptimize your UVM verification environment for robust functionality\nGain valuable insights into best practices for UVM randomization debugging\n\n\n\n\n\n\n\n\n\n\n\n\n\nWho Should Attend \n\n\n\n\n\n\n\n\n\n\n\n\nThis webinar is designed for verification engineers of all levels who want to become skilled in the art of UVM randomization debugging. \n\n\n\n\n\n\n\n\n\n\n\n\nSpeakers \n\n\n\n\n\n\n\n\n\n\n\n\n\nNadav Chazen\, Product Engineering Architect\, Cadence\nRich Chang\, Product Marketing Director\, Cadence
URL:https://marketingeda.com/event/efficient-way-to-uvm-constraint-randomization-debug/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Cadence-July-17-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240716T100000
DTEND;TZID=America/Los_Angeles:20240716T110000
DTSTAMP:20240528T172552Z
CREATED:20240528T172552Z
LAST-MODIFIED:20240528T172552Z
UID:8060-1721124000-1721127600@marketingeda.com
SUMMARY:Maximize Productivity with Deep Insights into PPA Trajectories
DESCRIPTION:The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data provides chip designers with comprehensive visibility and actionable insights to uncover PPA opportunities. This webinar will introduce you to Synopsys Design.da\, the industry’s first comprehensive data-visibility and analytic-driven design optimization and signoff closure solution. We’ll show you how to leverage vast datasets to bring unmatched productivity and a better\, faster\, and smarter way to design. We’ll highlight how to siphon metrics data while curating associate analysis data efficiently and automatically to pinpoint areas of focus in real-time. We’ll show you how the Synopsys Design.da solution performs analysis to identify PPA bottlenecks and the root-cause. The solution automatically classifies design trends\, identifies limitations\, and provides prescriptive guided root-cause analysis across the entire design flow. \n\n\n\n\n\n\n\n\n\n\nSpeakers\n\n\nListed below are the industry leaders scheduled to speak. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nJim Schultz\n\n\nProduct Mgmt Mgr\, Sr Staff\nSynopsys \n\n\n\n\n\n\n\n\n\n\n\nJim Schultz is a senior staff product manager for the Synopsys EDA Group. He holds a B.S. in electrical engineering from the University of California\, Davis with an emphasis in electromagnetics. His design engineering experience includes physical verification\, design planning and design implementation on CPUs\, networking and security chips. As a product engineer\, he has supported design implementation\, design planning and package design at various EDA companies.
URL:https://marketingeda.com/event/maximize-productivity-with-deep-insights-into-ppa-trajectories/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-July-16-2024.jpeg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240715T080000
DTEND;TZID=America/Los_Angeles:20240719T170000
DTSTAMP:20240710T171300Z
CREATED:20240710T170314Z
LAST-MODIFIED:20240710T171300Z
UID:8125-1721030400-1721408400@marketingeda.com
SUMMARY:IEEE SMC-IT/SCC 2024
DESCRIPTION:The International Conference on Space Mission Challenges for Information Technology (SMC-IT) and the Space Computing Conference (SCC) gather system designers\, engineers\, computer architects\, scientists\, practitioners\, and space explorers with the objective of advancing information technology\, and the computational capability and reliability of space missions. The forums will provide an excellent opportunity for fostering technical interchange on all hardware and software aspects of space missions. The joint conferences will focus on current systems practice and challenges as well as emerging hardware and software technologies with applicability for future space missions. \nSystems in all aspects of the space mission will be explored\, including flight systems\, ground systems\, science data processing\, engineering and development tools\, operations\, telecommunications\, radiation-tolerant computing devices\, reliable electronics\, space-qualifiable packaging technologies. The entire information systems lifecycle of the mission development will also be covered\, such as conceptual design\, engineering tools development\, integration and test\, operations\, science analysis\, quality control. \n 
URL:https://marketingeda.com/event/ieee-smc-it-scc-2024/
LOCATION:Computer History Museum\, 1401 N. Shoreline Blvd\, Mountain View\, CA\, 94043\, United States
CATEGORIES:Conference,EDA,IP,Semiconductor
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/IEEE-SMC-ITSCC-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240711T091500
DTEND;TZID=America/Los_Angeles:20240711T120000
DTSTAMP:20240710T195826Z
CREATED:20240710T195715Z
LAST-MODIFIED:20240710T195826Z
UID:8131-1720689300-1720699200@marketingeda.com
SUMMARY:Synopsys Virtual Prototyping Day 2024
DESCRIPTION:Join us at Virtual Prototyping Day 2024 to hear about the latest deployed virtual prototyping innovations. This event highlights applications from around the world using the latest virtual prototyping technology\, covering applications from automotive\, AI\, and data center domains.​ \n​Industry leaders will share their experiences with the latest techniques and methodologies using virtual prototypes for early software development and architecture exploration. Presentations will highlight how virtual prototypes help to address the increased architectural challenges of highly complex SoC and multi-die architecture designs\, as well as enabling early embedded software development\, debug\, and testing. \nWelcome\n9:15 AM-9:30 AM\nGeneral Session\nJoin Marc Serughetti as he welcomes you to Virtual Prototyping Day. \nM S\nMarc Serughetti\nVP Product Management\nSynopsys \nLeveraging Virtual Platforms to Shift-left HW/SW Verification\nJuly 11\, 2024 \n9:30 AM-9:55 AMPT\nSoftware Development & Test\nAs SoC(System-On-Chip) complexity continues to increase due to the hardware-dependent software functionality\, hardware/software co-verification should be done in the early design stage. This presentation shows how the virtual platform technology enables early software development as well as the concurrent hardware/software co-verification for SSD(Solid State Drive) development as an industrial case study \nKyungsu Kang\nSamsung \nPre-Design Verification and Optimization for On-chip Interconnects\nJuly 11\, 2024 \n9:30 AM-10:00 AMPT\nSystem Architecture Design & Exploration\nData movement plays a big role in overall SoC performance. It is essential to qualify the on-chip interconnect architecture as early as possible – to verify algorithms applied on the on-chip interconnect\, determine the best performance tuning settings in the design\, and assist in power and performance projections – all before RTL is available. \nThis presentation discusses the collaboration between Microsoft and Synopsys on the on-chip interconnect model development and exploration using Platform Architect\, the many learnings that were made along the way\, and the achievements made by the team. \nCharlie Zhou\nMicrosoft \nMonica Tang\nMicrosoft \nApplication-level Hybrid Emulation for Software-Defined-Systems\nJuly 11\, 2024 \n9:55 AM-10:25 AMPT\nSoftware Development & Test\nOver the last 10 years\, Hybrid Emulation has been widely deployed for Early SW bring-up and HW/SW validation. Combining a fast virtual prototype of the CPU sub-system with the RTL of the remaining SoC running on an emulator typically produces a 10x speed-up over full emulation setups and saves precious emulator resources. ​ \nRecent advances in both virtual prototyping and emulation now yield another leap in hybrid performance\, which enables pre-silicon execution of full Software stacks\, including end-user applications. In an emerging world of Software-defined Systems\, this provides invaluable insight for the validation and optimization of HW resources and their deployment by Software applications under realistic use-case scenarios\, like AI-enabled functions\, autonomous drive stacks\, end-to-end networking applications\, etc.​ \nIn this tutorial\, we will first review the latest state-of-the-art of hybrid emulation technologies and use-cases. We will then illustrate the application of hybrid emulation for the pre-silicon validation and optimization of Software-defined Systems. \nTim Kogel\nSr. Director for Technical Product Management\nSynopsys \nNetwork-on-Chip Design for Automotive Processor and Platform Integration for Front-end Benchmarking\nJuly 11\, 2024 \n10:00 AM-10:30 AMPT\nSystem Architecture Design & Exploration\nIn this presentation we would like to address our flow of architectural exploration of StellarApp SoC using Synopsys Platform Architect tool and Designware LPDDR5 model. Validation of automotive SoCs using valid benchmark is must to guarantee all performance and design parameters are met and this could not be possible without usage of Synopsys Platform Architect tool: 1) to assemble models with different level of abstraction and from 3rd parities (ARM and Arteris )\, 2) easy configuration and sweeping their parameters in different round of fast simulation\, 3) effective analysis from both HW and SW point of view and 4) finally accurate model of Synopsys DW_LPDDR5 which helped us extremely fast and effective to validate our SoC with different benchmark. \nFilippo Colaninno\nST \nVirtual Prototypes Drive RISC-V Software Development\, Optimization and Test\nJuly 11\, 2024 \n10:25 AM-10:55 PMPT\nSoftware Development & Test\nAs RISC-V processors gain momentum in the semiconductor market\, attention is shifting from a complete focus on the processor design to a shared focus on processor and software. Just as with other processor architectures\, software development is most often the critical path to SoC projects. Challenges for software development include how to shift left software development\, how to optimize architecture\, effective debug\, software optimization\, and continuous integration and DevOps flow integration. \nVirtual prototypes provide a productive answer to these challenges. Virtual prototypes\, with ImperasFPM RISC-V fast processor models and the Virtualizer tools\, enable pre-silicon software development. The virtual prototypes also enable architecture optimization (RISC-V custom instructions) and software optimization with Virtualizer analysis tools. Virtualizer also supports hardware-software debug\, and is used every day in DevOps flows. \nWith the ImperasFPMs supporting RISC-V processor IP from both vendors and custom processors\, users have full flexibility to design in a RISC-V domain-specific processor\, and build the software to execute on their SoC platform. \nLarry Lapides\nExec. Director\, Business Development\nSynopsys \nEarly Performance Exploration of Kalray ManyCore IC Using App Dataflows w/Arm Performance Models\nJuly 11\, 2024 \n10:30 AM-11:00 AMPT\nSystem Architecture Design & Exploration\nEarly validation of system architecture decisions is crucial to avoid delays and meet product requirements. Kalray’s ManyCore chips\, designed for storage\, compute and AI applications\, need high compute efficiency and optimized dataflows between the chip’s interfaces\, main memory\, and local memory. The efficiency of these dataflows depends on various hardware and software parameters\, such as workload patterns\, the number of concurrent workloads\, DRAM transaction distribution\, DRAM scheduling policies\, and interconnect configurations. \nUsing Synopsys Platform Architect\, with generic IP and Arm performance models\, we created a performance SystemC simulation platform that helps validate architectural assumptions early on\, guiding data-driven decisions during chip design. Our simulation platform\, which can be quickly developed without needing RTL availability\, supports continuous integration to detect potential architecture regressions. We plan to enhance the model’s accuracy by integrating IP models as the design progresses. \nPierre-Yves Taloud\nKalray \nEnflame Virtual Prototyping for AI Chip Early SW Development\nJuly 11\, 2024 \n10:55 AM-11:25 AMPT\nSoftware Development & Test\nEnflame is an AI chip start-up company. It also develops runtime/framework SW to run AI models on its chip. Synopsys Virtualizer helps to shift-left SW development by 6 months. On virtual prototyping of the whole AI chip\, HW designer got early feedback for new architecture; Performance optimization started before chip tap-out; Hybrid virtual prototyping even help to verify RTL design. HW and its SW’s time-to-market was reduced. This session will present: \nWhy Virtual Prototyping\nVirtual Prototyping Development\nUsage Model\nAchievements and Next Steps \nGang Jia\nEnflame \nUse of Platform Architect for Architecting the Next Generation AURIX Microcontroller\nJuly 11\, 2024 \n11:00 AM-11:30 PMPT\nSystem Architecture Design & Exploration\nVirtual prototyping is key for early design space exploration and proper architecture definition for any given SoC platform. This talk focuses on how the Synopsys Platform Architect tool is used to help architect the next generation AURIX microcontroller:​ \nPrimarily\, the tool is used to execute system performance simulations for different architectural domains such as compute\, interconnect and memory. ​\nOur simulation platform comprises of several components with different modelling abstraction levels\, such as Synopsys library models\, custom developed models and even RTL models.​\nSimulations are executed using both standard code benchmarks and synthetic traffic as stimuli.​\nThe simulation results are analysed using standard metrics such as latency\, bandwidth\, etc.\, with deeper analysis using automated custom post-processing scripts​ \nSandeep Vangipuram\nInfineon Technologies \nOrchestrating SoC Design Space Exploration to Optimize Performance for Multi-Agent Core-IO Workloads\nJuly 11\, 2024 \n11:30 AM-12:00 PMPT\nSystem Architecture Design & Exploration\nOptimizing the performance of System-on-Chip (SoC) designs requires a comprehensive understanding of the workload characteristics and complex interactions between fabric interconnects\, system caches\, and DRAM controllers. In this presentation we will share a robust methodology to model different workloads and orchestrate design space exploration (DSE) for performance optimization of these critical SoC components using Synopsys Platform Architect.​ \nOur approach utilizes the advanced capabilities of Synopsys Platform Architect to create detailed and accurate workload models and use performance models of the fabric\, system cache\, and DRAM controller. By integrating these models with heuristic optimization techniques\, we conduct an efficient and exhaustive exploration of the design space\, identifying configurations that offer the best trade-offs between performance\, power\, and area (PPA). We specifically address the challenges posed by multi-agent Core-IO traffic\, focusing on the intricate interactions between compute and memory subsystems.​ \nThe results demonstrate marked improvements in design efficiency\, with optimized configurations achieving orders of improvement in Performance compared to baseline designs. This methodology equips industry practitioners with a powerful toolset for early-stage SoC DSE\, enabling more informed design decisions and enhancing the overall performance of computing systems. \nMelwyn Scudder\nIntel NEX
URL:https://marketingeda.com/event/synopsys-virtual-prototyping-2024/
CATEGORIES:EDA,Forum,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-July-11-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Asia/Kolkata:20240709T120000
DTEND;TZID=Asia/Kolkata:20240709T160000
DTSTAMP:20240621T162414Z
CREATED:20240621T162353Z
LAST-MODIFIED:20240621T162414Z
UID:8103-1720526400-1720540800@marketingeda.com
SUMMARY:Ensuring my Design Verification is ISO26262 Compliant
DESCRIPTION:With the widespread of the modern automobiles\, run and regulated by automotive ECUs\, the need for advanced safety features has also become inevitable. And this is why today modern vehicles are required to adhere to the safety standards listed within the Automotive Safety Integrity Level (ASIL).In this DVClub meeting our speakers will share best practices in Verification of automotive designs that need to be ISO26262 compliant. \nAgenda (IST)\n12:00    Welcome and Introduction – Tessolve\n12:00    External Speaker\n12:30    External Speaker\n13:00    Lunch & Networking\n14:00    Sundararajan Ananthakrishnan\, Cadence Design System – Ensuring my Design Verification is ISO26262 Compliant\n15:00  Dr. Mike Bartley & Marmik Soni\, Tessolve Semiconductor Pvt Ltd – Refining ISO 26262 practices by adopting GenAI\n16:00     Refreshments & Networking \nRegister now to become a part of this event. Free to attend in-person & online. \n\nTicket Tailor- DVClub India \nDVClub India is made possible through the generous support of our sponsors: Cadence & Tessolve
URL:https://marketingeda.com/event/ensuring-my-design-verification-is-iso26262-compliant/
LOCATION:Cadence\, Bengaluru\, Sarjapur Outer Ring Road\, Bengaluru\, 560103\, India
CATEGORIES:EDA,Symposium,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/DVClub-India-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240709T090000
DTEND;TZID=America/Los_Angeles:20240709T100000
DTSTAMP:20240618T194728Z
CREATED:20240618T194728Z
LAST-MODIFIED:20240618T194728Z
UID:8098-1720515600-1720519200@marketingeda.com
SUMMARY:How to Reduce Thousands of False Errors in 15 Minutes
DESCRIPTION:Analyzing electrical errors across an IP or a SoC at top level\, can be a painful and long process\, often requiring extensive setup time and hundred of hours to distinguish real issues from false positives. \nTo address this challenge\, Aniah developed OneCheck\, a formal analysis tool capable of detecting 100% of electrical errors at the transistor level. With intelligent features\, it reduces false positives and groups replicated errors by root cause. \nJoin our webinar for an in-depth look at Aniah OneCheck and its SmartClustering technology\, presented by CEO Vincent Bligny. Through a live demo on a 20 million transistor SoC design\, you’ll witness OneCheck’s powerful formal analysis and SmartClustering capabilities in action\, streamlining setup\, processing\, and analysis. \nDiscover in this insightful session for technical experts how modern Electrical Rules Checking solution\, with SmartClustering intelligence can transform your verification workflows. \nSpeaker Bio :\nVincent Bligny is a renowned expert in mixed-signal verification\, particularly with transistor-level formal techniques. He spent 15 years in this industry\, mainly within STMicroelectronics’ design and verification teams\, allowing him to understand the challenges and opportunities of the EDA field. In 2019\, Vincent co-founded Aniah with the vision of delivering an ERC tool that empowers 100% of designers to find 100% of errors efficiently. Driven by a designer-centric approach\, Aniah’s tool for ERC aims to improve the verification process and bring products to market more effectively\, while simplifying the lives of designers! \n*This webinar is in partnership with SemiWiki and Aniah
URL:https://marketingeda.com/event/how-to-reduce-thousands-of-false-errors-in-15-minutes/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/png:https://marketingeda.com/wp-content/uploads/Aniah-July-9-2024.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240709T080000
DTEND;TZID=America/Los_Angeles:20240711T170000
DTSTAMP:20240327T191153Z
CREATED:20240327T191111Z
LAST-MODIFIED:20240327T191153Z
UID:7778-1720512000-1720717200@marketingeda.com
SUMMARY:Semicon West 2024
DESCRIPTION:SEMICON West 2024 is North America’s premier conference and exhibition that gathers the incredibly diverse global electronics supply chain together to address the semiconductor ecosystem’s greatest opportunities and changes. Join industry leaders\, experts\, and visionaries at the Moscone Center\, San Francisco\, CA from July 9–11. \nJoin us to explore groundbreaking technologies transforming the microelectronics sector and enabling smart applications. This is the perfect opportunity for top minds and manufacturers to connect\, collaborate\, innovate\, and STRONGER TOGETHER we’ll unite in our journey towards the $1T milestone! \nPrograms + Events\n\n– CEO Summit/Keynotes\n– Market Trends & Data\n– Sustainability\n– TechTALKS\n– SEMI U—Workshops\n– Test Vision Symposium\n– Smart Manufacturing\, MedTech + Mobility\n– WFD—Workforce Development\n– FLEX Conference & Exhibition\nAnd much more! \nNetworking + Activations\n\n– Lively Receptions\n– Networking Lounges\n– Beer & Wine Garden\n– Award Ceremonies\n– SEMI Booth + SEMI U\n– Private Meeting Rooms\n– Taste of San Francisco\n– Food Truck Fare\n– Media Hub\nAnd much more!
URL:https://marketingeda.com/event/semicon-west-2024/
LOCATION:Moscone Center\, 747 Howard Street\, San Francisco\, CA\, 94103\, United States
CATEGORIES:Conference,Semiconductor
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Semicon-West-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Berlin:20240702T080000
DTEND;TZID=Europe/Berlin:20240704T170000
DTSTAMP:20240628T211817Z
CREATED:20240628T211817Z
LAST-MODIFIED:20240628T211817Z
UID:8111-1719907200-1720112400@marketingeda.com
SUMMARY:FPGA Conference Europe
DESCRIPTION:The FPGA Conference Europe\, organized by ELEKTRONIKPRAXIS and the FPGA training center PLC2\, is Europe’s leading specialist conference for programmable logic devices. The conference focusses on user-oriented\, practically applicable solutions that developers can quickly integrate into their own everyday work. \n\n\n\n\n\n\n\n\nIn increasingly AI-driven cloud data centres\, in telecommunications and many other high-performance applications\, Field Programmable Gate Arrays (FPGA) have proven themselves as flexible and powerful accelerator solutions for a wide range of tasks. \n\n\n\n\n\n\n\n\nFPGAs – The hidden champions of microelectronics\n\n\nFrom tiny and energy-efficient sensor fusion solutions for the automotive industry\, to intelligent platforms for condition monitoring in networked factories\, to powerful deep learning accelerators in the largest data centers\, these flexible logic devices play an important role in many applications and will be discussed during the FPGA Conference Europe in Munich.
URL:https://marketingeda.com/event/fpga-conference-europe-2/
LOCATION:NH München Ost Conference Center\, Einsteinring 20\, Munich\, Aschheim\, 85609\, Germany
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/fpga-conference-europe-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240625T100000
DTEND;TZID=America/Los_Angeles:20240625T110000
DTSTAMP:20240612T164153Z
CREATED:20240612T164153Z
LAST-MODIFIED:20240612T164153Z
UID:8090-1719309600-1719313200@marketingeda.com
SUMMARY:Developing Silicon Carbide DMOSFETS: A Digital Twin Design Reference Flow
DESCRIPTION:This webinar presents a comprehensive methodology for the design and optimization of a 1200V Silicon Carbide (SiC) Double-Diffused Metal-Oxide-Semiconductor Field-Effect Transistor (DMOS FET) utilizing Silvaco’s TCAD platform. Adhering to industry best practices\, the construction of an accurate digital twin is also presented\, ensuring conformity to real-world performance characteristics. Moreover\, we outline strategies to streamline simulation workflows\, emphasizing techniques to boost design efficiency and productivity. \nIn parallel\, this webinar explores the transformative impact of Machine Learning (ML) on traditional device design practices. By harnessing ML algorithms\, a fundamental shift occurs in the approach towards device design\, enabling process and device engineers to extract insights from vast datasets\, optimize performance\, and expedite the design iteration process. \nAdditionally\, the necessity of incorporating compact modeling into the design flow is underscored. Compact modeling serves as a crucial component in capturing device behavior accurately\, enabling efficient circuit-level simulations and facilitating rapid prototyping of devices. The integration of compact modeling enhances the design process\, facilitating a more holistic understanding of device behavior and performance characteristics. \nThrough the integration of TCAD\, simulation optimization\, ML techniques\, and compact modeling\, this webinar demonstrates a synergistic approach towards device design\, fostering innovation\, precision\, and efficiency.
URL:https://marketingeda.com/event/developing-silicon-carbide-dmosfets-a-digital-twin-design-reference-flow/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Silvaco-June-25-2024-1.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240625T100000
DTEND;TZID=America/Los_Angeles:20240625T110000
DTSTAMP:20240529T185102Z
CREATED:20240529T185102Z
LAST-MODIFIED:20240529T185102Z
UID:8070-1719309600-1719313200@marketingeda.com
SUMMARY:Developing Silicon Carbide DMOSFETS: A Digital Twin Reference Flow
DESCRIPTION:This webinar presents a comprehensive methodology for the design and optimization of a 1200V Silicon Carbide (SiC) Double-Diffused Metal-Oxide-Semiconductor Field-Effect Transistor (DMOS FET) utilizing Silvaco’s TCAD platform. Adhering to industry best practices\, the construction of an accurate digital twin is also presented\, ensuring conformity to real-world performance characteristics. Moreover\, we outline strategies to streamline simulation workflows\, emphasizing techniques to boost design efficiency and productivity. \nIn parallel\, this webinar explores the transformative impact of Machine Learning (ML) on traditional device design practices. By harnessing ML algorithms\, a fundamental shift occurs in the approach towards device design\, enabling process and device engineers to extract insights from vast datasets\, optimize performance\, and expedite the design iteration process. \nAdditionally\, the necessity of incorporating compact modeling into the design flow is underscored. Compact modeling serves as a crucial component in capturing device behavior accurately\, enabling efficient circuit-level simulations and facilitating rapid prototyping of devices. The integration of compact modeling enhances the design process\, facilitating a more holistic understanding of device behavior and performance characteristics. \nThrough the integration of TCAD\, simulation optimization\, ML techniques\, and compact modeling\, this webinar demonstrates a synergistic approach towards device design\, fostering innovation\, precision\, and efficiency. \nThis Virtual Webinar is from 10:00-11:00am PT. \n 
URL:https://marketingeda.com/event/developing-silicon-carbide-dmosfets-a-digital-twin-reference-flow/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Silvaco-June-25-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Berlin:20240624T080000
DTEND;TZID=Europe/Berlin:20240628T170000
DTSTAMP:20240304T193822Z
CREATED:20240304T193822Z
LAST-MODIFIED:20240304T193822Z
UID:7702-1719216000-1719594000@marketingeda.com
SUMMARY:RISC-V Summit Europe 2024
DESCRIPTION:The RISC-V Summit Europe is the premier event that connects the European movers and shakers – from industry\, government\, research\, academia and ecosystem support – that are building the future of innovation on RISC-V. \nRISC-V\, the open standard instruction set architecture (ISA)\, is enabling a range of new applications and research that will define the future of computing in Europe. The region has been central to RISC-V’s success\, with one-third of RISC-V’s global community based in Europe. \nRISC-V Summit Europe takes place from Monday 24th to Friday 28th June\, 2024. The combination of strong industrial and academic communities is key to the success of RISC-V in Europe\, and for this reason the conference is designed to help attendees to explore both commercial and research applications. \nRISC-V Summit Europe is an opportunity not to be missed. Come to Munich to be part of the new wave of European computing innovation!
URL:https://marketingeda.com/event/risc-v-summit-europe-2024/
LOCATION:MOC Conference\, Lilienthalallee 40\, Munich\, Germany
CATEGORIES:EDA,IP,Symposium
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/RISC-V-Summit-Europe-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240623T080000
DTEND;TZID=America/Los_Angeles:20240627T170000
DTSTAMP:20240327T200918Z
CREATED:20240327T194239Z
LAST-MODIFIED:20240327T200918Z
UID:7782-1719129600-1719507600@marketingeda.com
SUMMARY:DAC 2024
DESCRIPTION:The premier event for the design and design automation of electronic chips to systems. \nAutonomous Systems\nElectronics content in modern autonomous systems (e.g.\, automotive\, robotics\, drones\, etc.) is growing at an increasingly rapid pace. Nearly every aspect of these complex systems uses smart electronics and embedded software to make our experiences safer\, more energy-efficient and enjoyable. For example\, premium vehicles can have several million lines of embedded software code running on hundreds of electronic control units. Within autonomous systems\, such as automotive\, these sub systems connect with one another by in-system networks. As the trend towards fully autonomous driving and connectivity accelerates\, the ability to deliver these innovations depends more than ever on advanced electronics and software development. \nDesign\nDAC has served as a meeting place for designers of electronic systems and providers of electronic design automation tools for over five decades. Increasingly\, the challenges faced by the industry require cross-domain interaction of researchers and practitioners working on electronic design (circuit\, architecture\, and embedded systems design) and researchers working on design methodologies and tools. DAC serves this need by covering design as a topic area in the research track\, in addition to organizing a dedicated designer track for practitioners. \nThe design topics covered in the research track include the design of cyber-physical\, SoC architectures\, accelerator-based computing\, emerging models of computation such as brain-inspired and quantum computing\, digital and analog circuits\, and emerging device technologies. \nSeparately the Designer Track allows tool users to share challenges and benefits of different tools\, flows\, and methodologies. In addition\, it provides excellent opportunities for education and networking between end users and tool developers. There is no other way to improve your “design IQ” in such a short amount of time than to attend the Designer Track. \nElectronic Design Automation\nEDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power\, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades\, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems. \nIn addition to the traditional EDA topics ranges from physical design to system architectures\, DAC features high-quality papers on design research\, design practices\, and design automation for cross-cutting topics including low-power\, reliability\, multicore/application specific/heterogeneous architectures\, 3-D integrations\, emerging device technologies\, design automation of “things”\, and their applications. DAC’s EDA technical program has been ensuring the best-in-class solutions that promise to advance EDA. \nEmbedded Systems & Software (ESS)\nEmbedded system design is the art of choosing and designing the proper combination of hardware and software components to achieve system level design goals like speed\, efficiency\, reliability\, security\, and safety. Embedded systems are an increasingly diverse\, disruptive\, and challenging field for designs ranging from mobile devices\, medical devices\, automotive\, robotics\, drones\, industrial and beyond. Embedded software is built into devices that may not necessarily be recognized as computing devices (e.g.\, thermostats\, toys\, defibrillators\, and anti-lock brakes)\, but nevertheless controls the functionality and perceived quality of these devices. \nThe ESS sessions at DAC provide a forum for discussing the challenges of embedded design and an opportunity for leaders in the industry and academia to come together to exchange ideas and roadmaps for the future for this rapidly expanding area. \nAI\nArtificial intelligence (AI) program highlights the advances in the field with a focus on design and design automation at the cross section between AI algorithms and hardware. While artificial intelligence and artificial neural network research has been ongoing for more than half a century\, recent advances in accelerating the pace and scale of machine learning enabled by tensor-flow based gradient optimization in deeply layered convolutional networks (convnets) are revolutionizing the impact of artificial intelligence on every aspect of our daily lives\, ranging from smart consumer electronics and services to self-navigating cars and personalized medicine. \nThe advances in deep learning are fueled by computing architectures tailored to the distributed nature of learning and inference in neural networks\, akin to the distributed nature of neural information processing and synaptic plasticity in the biological brain. Neuromorphic brain-inspired electronics for AI aim at porting the brain’s efficacy\, efficiency\, and resilience to noise and variability to electronic equivalents in standard CMOS and emerging technologies\, offering new design challenges and opportunities to advance computing architecture beyond Moore’s law scaling limits. \nThe AI sessions at DAC focuses on the fundamentals\, accomplishments to date\, and challenges ahead in ML/AI hardware system design and design automation\, providing a forum for researchers and practitioners across all the widely varying disciplines involved to connect\, engage\, and join in shaping the future of this exciting field. \nIP\nIntellectual Property (IP) is increasingly complex\, diverse\, innovative\, and challenging. The complexity is driven by increasing requirements for higher integration levels that are reusable; the diversity to satisfy varying environmental conditions and constraints dictated by the different target markets. In addition\, the evolution of IP is being driven by innovative architectures to address the latency-power-performance needs of new disruptive applications\, such as machine learning.  The IP challenges are to cope with the complexities of advanced technology nodes. \nIP design is the art of choosing and designing the proper combination of analog\, digital\, RF hardware and software components to achieve sub-system-level design goals like speed\, power\, latency\, efficiency\, reliability\, security\, and safety. EDA tools\, automation and methods are continuously improved to help architect\, develop\, verify and manage the ever more complex IP and IP portfolios. \nThe IP Track sessions at DAC provides a forum for presenting and discussing the challenges of IP development\, verification\, integration and management.  It also provides an opportunity for leaders in the industry and academia to come together to exchange ideas and roadmaps for the future for this rapidly expanding area. \nDesign on Cloud\nSystems and semiconductor companies realize the benefits of the cloud and how designing in the cloud can greatly accelerate their design cycle. Semiconductor design simulation\, verification\, lithography\, metrology\, yield analysis\, and many other workloads benefit from the scalability and performance of cloud design. \nFor all aspects of semiconductor design and manufacturing\, the new era of design in the cloud\, can optimize the process and increase yields. Industrial IoT\, data lake\, analytics\, and machine learning solutions allow you to develop smart factories and products\, provide insights to increase your operational efficiency\, and accelerate your pace of innovation. \nThe Design on Cloud sessions will focus on the aspects mentioned above plus high performance design\, verification\, and smart manufacturing\, supporting electronic design automation (EDA) in the cloud. \nSecurity\nSecurity sessions at DAC address an urgent need to create\, analyze\, evaluate\, and improve the hardware\, embedded systems and software base of the contemporary security solutions. Secure and trustworthy software and hardware components\, platforms and supply chains are vital to all domains including financial\, healthcare\, transportation\, and energy. Security of systems is becoming equally important. A revolution is underway in many industries that are “connecting the unconnected”. \nCyber physical systems\, e.g.\, automobiles\, smart grid\, medical devices\, etc.\, are taking advantage of integration of physical systems with the information systems. Not withstanding the numerous benefits\, these systems are appealing targets of attacks. Attacks on the cyber-part of such systems can have disastrous consequences in the physical world. The scope and variety of attacks on these systems present design challenges that span embedded hardware\, software\, networking\, and system design. \nSecurity topics will be featured through invited special sessions\, panels\, and lecture/poster presentations by both practitioners and researchers to share their knowledge and experience on this evolving environment.
URL:https://marketingeda.com/event/dac-2024/
LOCATION:Moscone West\, San Francisco\, CA\, 94103\, United States
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/DAC61.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240620T083000
DTEND;TZID=America/Los_Angeles:20240620T113000
DTSTAMP:20240605T155921Z
CREATED:20240605T155921Z
LAST-MODIFIED:20240605T155921Z
UID:8073-1718872200-1718883000@marketingeda.com
SUMMARY:VC Formal Virtual Workshop - North America & Europe
DESCRIPTION:Location: Virtual workshop with hands-on labs. This workshop is best suited for attendees based in North America and Western Europe. \nFor attendees based in Eastern Europe or Asia\, please register for this workshop being held on June 21st instead. \n\n\n\n\n\n\n\n\n\n\nRegistration will close on June 14th. Space is limited!\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nDo you want to harness the force of formal verification to ensure your mission-critical designs are ready for takeoff? Then join us for this virtual workshop! \nIn this 3-hour workshop\, attendees will experience: \n\nRunning simple formal checks or exploring functional behavior to find bugs early – no testbench\, no SVA\, and no formal knowledge required\nEngage in hands-on labs to find dead code\, FSM deadlock\, initialization issues\, X-propagation\, protocol violations\, explore design behavior and find bugs early\nSee a demo on how Generative AI can assist you in becoming even more productive with formal verification and RTL development\n\nThis workshop will be presented by Synopsys formal experts. Attendees will gain hands-on experience in live labs and walk away with the confidence to use these functionalities in current and upcoming projects. \n\n\n\n\n\n\n\n\n\n\n\n\n\nWorkshop Agenda\n*Subject to change \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n30 min \n\n\n\n\n\n\n\n\n\n\n\n\nWelcome/introduction + review designer tasks\, challenges and how formal verification can help \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n30 min \n\n\n\n\n\n\n\n\n\n\n\n\nDeadcode analysis\, FSM livelock and deadlock checks using automatic formal checks \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n30 min \n\n\n\n\n\n\n\n\n\n\n\n\nInstructor-led hands-on lab #1 \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n15 min \n\n\n\n\n\n\n\n\n\n\n\n\nBreak \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n15 min \n\n\n\n\n\n\n\n\n\n\n\n\nX-propagation checking \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n15 min \n\n\n\n\n\n\n\n\n\n\n\n\nVerifying standard protocol interfaces \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n30 min \n\n\n\n\n\n\n\n\n\n\n\n\nFormal design exploration and instructor-led hands-on lab #2 \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n10 min \n\n\n\n\n\n\n\n\n\n\n\n\nGenerative AI demos \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n5 min \n\n\n\n\n\n\n\n\n\n\n\n\nWrap-up + Q&A
URL:https://marketingeda.com/event/vc-formal-virtual-workshop-north-america-europe/
CATEGORIES:EDA,Workshop
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Synopsys-June-20-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240619T080000
DTEND;TZID=America/Los_Angeles:20240619T090000
DTSTAMP:20240605T162435Z
CREATED:20240605T162435Z
LAST-MODIFIED:20240605T162435Z
UID:8076-1718784000-1718787600@marketingeda.com
SUMMARY:Design\, Manage\, and Share Data with OrCAD X Cloud Workspaces
DESCRIPTION:The OrCAD X platform allows you to manage and collaborate throughout the PCB design process. The cloud workspaces are available out-of-the-box without any additional setup of internal/external server dependencies. If you are a Librarian\, Electrical Engineer\, or a member of the PCB design team\, \nJoin us for this webinar to learn more about library and design data management within the OrCAD X platform. \n\nIn this webinar\, you will learn about: \n PCB design flow collaboration \n\nCreating a team library and sharing It with your team over cloud\nCreating a team workspace\nAccess control within the team workspace\nCollaborating on a PCB design across teams with\n\nElectrical engineers\nAnalysis engineers\nPCB designers\n\n\nDesign data management\n\nView/restore the version history of components and CAD data\nView/Restore the version history of PCB projects\n\n\n\n\nSPEAKERS: \nNitin Thapliyal\, Principal Product Engineer\, Cadence \nHOST: \nSupreeth Mannava\, Senior Principal Product Manager\, Cadence
URL:https://marketingeda.com/event/design-manage-and-share-data-with-orcad-x-cloud-workspaces/
CATEGORIES:EDA,Webinar
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Cadence-June-19-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/London:20240618T083000
DTEND;TZID=Europe/London:20240618T163000
DTSTAMP:20240404T172034Z
CREATED:20240222T180733Z
LAST-MODIFIED:20240404T172034Z
UID:7680-1718699400-1718728200@marketingeda.com
SUMMARY:Verification Futures Conference 2024 UK
DESCRIPTION:The Verification Futures conference provides a unique blend of conference presentations\, exhibitions\, training and industry networking sessions dedicated to discussing the challenges faced in hardware and software verification. Verification Futures provides a unique opportunity for end-users to define their current and future verification challenges and collaborate with the vendors to create solutions. It also provides an excellent opportunity to network and catch up with other verification engineers and vendors from across Europe. Finally\, we welcome students to encourage them on their first step into semiconductors as verification engineers. \n  \n\n\nConference Program\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n08:30\nArrival: Breakfast and Networking\nSlides\nVideos\n\n\n09:25\nWelcome: Mike Bartley\, Tessolve Semiconductor Ltd\n\n\n\n\n\nKeynote Speakers\n\n\n\n\n09:30\nThe Ghosts of Challenges Past\, Present and Future \nAndy Bond (Axelera AI)\n\n\n\n\n10:05\nPresentation Title\, Speaker name ( Company name) – TBC\n\n\n\n\n10:20\nChallenges of Developing Silicon for Automotive \nDarren Galpin(UniSemi Power)\n\n\n\n\n10:30\nPresentation Title Speaker Name (Cadence) – Platinum Sponsor\n\n\n\n\n11:00\nRefreshments and Networking\n\n\n\n\n\nMulti-Track Session (AM)\n\n\n\n\n\nUser presentations on Formal Verification\n\n\n\n\n11:30\nPresentation Title Speaker Name (Lubis EDA) – Start – up Sponsor\n\n\n\n\n11:50\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n12:10\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n\nTrack 2 – Student Session 1 – TBC\n\n\n\n\n11:30\nPresentation Title Speaker Name (Doulos) – Gold Sponsor\n\n\n\n\n\nTrack 3 – VHDL Verification- TBC\n\n\n\n\n11:30\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n12:30\nLunch and Networking\n\n\n\n\n13:30\nPresentation Title Speaker Name (Synopsys) – Platinum Sponsor (Keynote Speaker)\n\n\n\n\n14:00\nPresentation Title Speaker Name (Breker Verification Systems) – Gold Sponsor\n\n\n\n\n14:20\nPresentation Title Speaker Name (Company Name) – Gold Sponsor\n\n\n\n\n14:40\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n15:00\nRefreshments and Networking\n\n\n\n\n\nMulti-Track Session (PM)\n\n\n\n\n\nTrack 1 – Latest topics in Verification\n\n\n\n\n15:30\nPresentation Title Tom (Company Name)\n\n\n\n\n15:50\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n16:10\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n\nTrack 2 – Student Session 2- TBC\n\n\n\n\n15:30\nPresentation Title Speaker Name (Doulos) – Gold Sponsor\n\n\n\n\n\nTrack 3 – VHDL Verification – TBC\n\n\n\n\n15:30\nPresentation Title Speaker Name (Company Name)\n\n\n\n\n\nTrack 4 – UVM for MS Verification\n\n\n\n\n15:30\nPeter Grove (Renesas)\n\n\n\n\n16:30\nEvent Closes\n\n\n\nA Semi-formal approach to coverage analysis and System-on-Chip debugging\n– Dr. Surinder Sood\, Principal Verification Engineer\, ARM \nThe most challenging task in the System on Chip (SoC) development cycle is design validation and assurance that validation covers the entire design exhaustively\, which is ensured using various coverage metrics. Due to tricky system level corner case scenarios\, SoC coverage holes are observed. This coverage hole analysis can be done via multiple approaches. The most often used approaches are the tracker-based approach and the Waveform Dump (WD)-based approach. The issue with the tracker-based approach is that the trackers are not timing accurate and not always reliant due to many approximations in their generation flow. \nAnother approach is to debug and analyze using WD manually. WD with integrated tools like waveform debugger is extensively used for this purpose. The compute resources and time taken to launch signal dumps and debug the waveform are massive at the SoC-level and also lead to huge compute resources or lag in many cases. The lag time specifically\, is of the order of hundreds of minutes in many cases. Consequently\, SoC debug\, micro-architectural analysis\, and post-simulation analysis involves a lot of time and effort. We address this problem by developing an offline semi-formal approach that uses a temporal logic-based query mechanism. \nThis mechanism provides us to write system-level contracts which are decomposed of component-level guarantees. These are defined using Linear Temporal Logic (LTL) properties (called queries in this case) to Timed LTL and help realize an offline property justification framework. The proposed framework helps debug the failure using timed LTL queries on the WD and results are returned within a few seconds\, consequently\, making debugging easy. Moreover\, this solution comes with a package of many allied benefits\, which are described in the paper. We claim to improve the debug effort as we get a speedup of the order of 4x while debugging failed scenarios\, as well as a significant improvement in coverage analysis. \n3 Key Points  \n\nLinear Temporal logic\nFormal verification\nSystem on Chips
URL:https://marketingeda.com/event/verification-futures-conference-2024-uk-2/
CATEGORIES:Conference,EDA
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/VF-2024-UK.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Berlin:20240618T080000
DTEND;TZID=Europe/Berlin:20240619T170000
DTSTAMP:20240417T180940Z
CREATED:20240417T180940Z
LAST-MODIFIED:20240417T180940Z
UID:7870-1718697600-1718816400@marketingeda.com
SUMMARY:GSA European Executive Forum 2024
DESCRIPTION:The GSA European Executive Forum\, our flagship event in Europe\, is BACK! Join us June 18th and 19th in Munich for the event of the summer! \nThis year\, in honor of GSA’s 30th anniversary\, we want to celebrate by bringing you the very best EEF ever: amazing speakers\, most thought provoking topics and the very best attendees. \nExpect a captivating combination of high-level discussions with forward looking technology trends: a masterful CEO fireside chat\, sessions ranging from genAI impact on the semiconductor industry\, to the future of networks\, to the emergence of a chiplet ecosystem\, to automotive\, sustainability\, and even on how tantalizing close we are to unlocking the world-changing promises of nuclear fusion and clean energy for all! \n  \nVIP Dinner capacity is strictly limited. \nThe GSA European Executive Forum is our flagship event in Europe which\, over two days\, always attracts the very top speakers and attendees: 300 senior decision makers\, the majority VP and C-level profiles. \nOver the past 20 years\, it has become the reference executive event for the semiconductor industry in the EMEA region. \nHotels in Munich are already very hard to find around the event date: PLEASE BOOK YOUR HOTEL ROOM NOW. \n  \n 
URL:https://marketingeda.com/event/gsa-european-executive-forum-2024/
LOCATION:Sofitel Munich Bayerpost\, Bayerstrasse 12\, Munich\, 80335\, Germany
CATEGORIES:Forum,Foundry,Semiconductor
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/GSA-June-18-19-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Paris:20240618T080000
DTEND;TZID=Europe/Paris:20240618T170000
DTSTAMP:20240528T182135Z
CREATED:20240528T182135Z
LAST-MODIFIED:20240528T182135Z
UID:8066-1718697600-1718730000@marketingeda.com
SUMMARY:Open-source silicon and EDA workshop 2024
DESCRIPTION:The chip design ecosystem in Europe is challenged by expensive development tools\, legal constraints\, lock-in threats and dependency on external supply chains. \nOpen-source Electronic Design Automation (EDA) tools and open-source silicon chips are emerging as possible solutions to these problems. It is increasingly recognised that open-source development offers not only faster and cheaper development but also better products. The open-source model moreover resonates well with the core aims of the European Chips Act of reinforcing the Union’s semiconductor ecosystem by reducing dependencies\, enhancing digital sovereignty\, stimulating investment\, increasing design capacity and the resilience of the Union’s semiconductor supply chain. \nEven though some IP building blocks\, such as those based on the RISC-V open instruction set\, are already witnessing overwhelming success and industrial adoption\, the open-source EDA and chip ecosystems are still in their infancy. Their development is further hindered by the high costs of manufacturing silicon chips and by the complexity of the ecosystem which involves heterogeneous participants (from designers to EDA developers\, to foundries).
URL:https://marketingeda.com/event/open-source-silicon-and-eda-workshop-2024/
LOCATION:Sorbonne Université\, 15-21 Rue de l'École de Médecine\, Paris\, France
CATEGORIES:EDA,IP,Workshop
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/Open-source-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20240616T080000
DTEND;TZID=America/New_York:20240621T170000
DTSTAMP:20240528T171711Z
CREATED:20240528T171711Z
LAST-MODIFIED:20240528T171711Z
UID:8056-1718524800-1718989200@marketingeda.com
SUMMARY:International Microwave Symposium - IMS 2024
DESCRIPTION:We welcome you to IMS2024 in Washington D.C. The last time D.C. hosted IMS was in 1980. Our industry\, IMS and the city had a lot of changes in the last 44 years! \n\nD.C. is a kaleidoscope of tastes\, flavors\, sounds and sights. From Georgetown’s cobblestone streets and historic houses to the Wharf’s sleek new restaurants and funky music venues\, the District’s many neighborhoods have an identity all their own. Away from the political headlines of the day\, the American capital is throbbing with energy. Whether you’re sleeping blocks away from the White House or dining within the same walls that have hosted leaders from around the world\, Washington will not disappoint you. \nWashington D.C. is the nation’s capital and named after one of the USA’s founding fathers\, George Washington. George Washington later became the first president of the United States. Even today\, Washington\, the city\, is not part of border states\, Maryland\, nor Virginia. It is its own district. The district is called the District of Columbia. Columbia being the female personification of this nation\, hence Washington D.C. \nWashington\, D.C.\, was a planned city\, and many of the District’s street grids were developed in that initial plan. In 1791\, President George Washington commissioned Pierre (Peter) Charles L’Enfant\, a French-born architect and city planner\, to design the new capital\, and enlisted Scottish surveyor Alexander Ralston to help lay out the city plan. The L’Enfant Plan featured broad streets and avenues radiating out from rectangles\, providing room for open space and landscaping. L’Enfant based his design on plans of other major world cities\, including Paris\, Amsterdam\, Karlsruhe\, and Milan. \nIn June\, the weather in D.C. averages a high of 85°F (29°C) and a low of 63°F (17°C). Expect rain once every 3-4 days. We hope you take in the sights\, sounds and smells of D.C. Perhaps join us for a 5k fun run/walk around the city monuments! \nWe also want you to experience the museums in addition to the monuments. Some of our classic social events will take place in prized venues. International Spy Museum\, National Museum of the American Indian\, and National Museum of African American History and Culture all host IMS events. \nMake no mistake! We will get down to business at IMS. We expect to have participation from industry\, government and academia. We are engaged with ARL\, DARPA\, NASA-Goddard\, NRL\, NRO\, NIST\, NSWC\, and ONR to name a few. A number of aerospace and defense companies have offices or facilities in the local area\, for example BAE\, Boeing\, Chemring Sensors\, Collins Aerospace\, DRS\, General Dynamics\, Hughes Networks\, Intelsat\, iDirect\, L3Harris\, Ligado Networks\, Lockheed Martin\, Northrop Grumman\, Orbital ATK\, Raytheon\, Thales Defense and Security\, and ViaSat. \nPlease join us for an IMS you cannot afford to miss!
URL:https://marketingeda.com/event/international-microwave-symposium-ims-2024/
LOCATION:Walter E. Washington Convention Center\, 801 Allen Y. Lew Place\, Washington\, DC\, United States
CATEGORIES:Conference,EDA
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/IMS-2024.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20240616T080000
DTEND;TZID=America/Los_Angeles:20240620T170000
DTSTAMP:20240226T234257Z
CREATED:20240226T234257Z
LAST-MODIFIED:20240226T234257Z
UID:7693-1718524800-1718902800@marketingeda.com
SUMMARY:2024 IEEE SYMPOSIUM ON VLSI TECHNOLOGY & CIRCUITS
DESCRIPTION:The five-day event will include: \n\nPlenary Sessions\, Technical Sessions\nEvening Panels\nShort Courses\nWorkshops\nDemo Session for Outstanding Papers\nSSCS / EDS Women in Engineering & Young Professionals events\nTraditional Luau Celebration\n\nThe Symposium will feature selected presentations and panel sessions as well as advanced VLSI technology developments\, innovative circuit designs\, and the applications they enable\, such as artificial intelligence\, machine learning\, IoT\, wearable/implantable biomedical applications\, big data\, cloud / edge computing\, virtual reality (VR) / augmented reality (AR)\, robotics\, and autonomous vehicles.
URL:https://marketingeda.com/event/2024-ieee-symposium-on-vlsi-technology-circuits/
LOCATION:Hilton Hawaiian Village\, 2005 Kālia Rd\, Honolulu\, HI\, 96815\, United States
CATEGORIES:Conference,EDA,IP
ATTACH;FMTTYPE=image/jpeg:https://marketingeda.com/wp-content/uploads/2024-IEEE-Symposium-on-VLSI-Technology.jpg
END:VEVENT
END:VCALENDAR