Synospys

The Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. Conference Sponsor: Accellera Global Sponsors: Synospys, Cadence, Siemens