Skip to content
Cadence, July 7, 2022

Driving Low-Power Design with High-Level Synthesis

With the growth in computing at the edge driven by the explosion of battery-powered smart devices, designing for low power is mission-critical to product success. Numerous techniques, spanning all stages of design, are employed to… Driving Low-Power Design with High-Level Synthesis

Synopsys Webinar

Pre-empt Late-stage Low Power Issues using Predictive Analysis

Low power is an increasingly critical requirement for all modern SoCs. Moreover, it is becoming more and more difficult with complex architectures being used in modern designs. This has made it necessary for designers to invest heavily in this verification effort throughout… Pre-empt Late-stage Low Power Issues using Predictive Analysis