Skip to content
Cadence, June 16, 2022

Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows

System designers face increasing challenges in meeting technical specifications and time-to-market requirements. While process nodes continue to shrink, the complexity of packages continues to grow. Large pin counts of flipped and rotated ICs may accidentally…