-
DAC 2024
Moscone West San Francisco, CA, United StatesThe premier event for the design and design automation of electronic chips to systems. Autonomous Systems Electronics content in modern autonomous systems (e.g., automotive, robotics, drones, etc.) is growing at an increasingly rapid pace. Nearly every aspect of these complex systems uses smart electronics and embedded software to make our experiences safer, more energy-efficient and enjoyable. For… DAC 2024
-
RISC-V Summit Europe 2024
MOC Conference Lilienthalallee 40, Munich, GermanyThe RISC-V Summit Europe is the premier event that connects the European movers and shakers - from industry, government, research, academia and ecosystem support - that are building the future of innovation on RISC-V. RISC-V, the open standard instruction set architecture (ISA), is enabling a range of new applications and research that will define the future of computing… RISC-V Summit Europe 2024
-
Developing Silicon Carbide DMOSFETS: A Digital Twin Reference Flow
This webinar presents a comprehensive methodology for the design and optimization of a 1200V Silicon Carbide (SiC) Double-Diffused Metal-Oxide-Semiconductor Field-Effect Transistor (DMOS FET) utilizing Silvaco's TCAD platform. Adhering to industry best practices, the construction of an accurate digital twin is also presented, ensuring conformity to real-world performance characteristics. Moreover, we outline strategies to streamline simulation… Developing Silicon Carbide DMOSFETS: A Digital Twin Reference Flow
-
Developing Silicon Carbide DMOSFETS: A Digital Twin Design Reference Flow
This webinar presents a comprehensive methodology for the design and optimization of a 1200V Silicon Carbide (SiC) Double-Diffused Metal-Oxide-Semiconductor Field-Effect Transistor (DMOS FET) utilizing Silvaco's TCAD platform. Adhering to industry best practices, the construction of an accurate digital twin is also presented, ensuring conformity to real-world performance characteristics. Moreover, we outline strategies to streamline simulation… Developing Silicon Carbide DMOSFETS: A Digital Twin Design Reference Flow
-
FPGA Conference Europe
NH München Ost Conference Center Einsteinring 20, Munich, Aschheim, GermanyThe FPGA Conference Europe, organized by ELEKTRONIKPRAXIS and the FPGA training center PLC2, is Europe's leading specialist conference for programmable logic devices. The conference focusses on user-oriented, practically applicable solutions that developers can quickly integrate into their own everyday work. In increasingly AI-driven cloud data centres, in telecommunications and many other high-performance applications, Field Programmable… FPGA Conference Europe
-
Semicon West 2024
Moscone Center 747 Howard Street, San Francisco, CA, United StatesSEMICON West 2024 is North America's premier conference and exhibition that gathers the incredibly diverse global electronics supply chain together to address the semiconductor ecosystem’s greatest opportunities and changes. Join industry leaders, experts, and visionaries at the Moscone Center, San Francisco, CA from July 9–11. Join us to explore groundbreaking technologies transforming the microelectronics sector and enabling smart… Semicon West 2024
-
How to Reduce Thousands of False Errors in 15 Minutes
Analyzing electrical errors across an IP or a SoC at top level, can be a painful and long process, often requiring extensive setup time and hundred of hours to distinguish real issues from false positives. To address this challenge, Aniah developed OneCheck, a formal analysis tool capable of detecting 100% of electrical errors at the… How to Reduce Thousands of False Errors in 15 Minutes
-
Ensuring my Design Verification is ISO26262 Compliant
Cadence, Bengaluru Sarjapur Outer Ring Road, Bengaluru, IndiaWith the widespread of the modern automobiles, run and regulated by automotive ECUs, the need for advanced safety features has also become inevitable. And this is why today modern vehicles are required to adhere to the safety standards listed within the Automotive Safety Integrity Level (ASIL).In this DVClub meeting our speakers will share best practices… Ensuring my Design Verification is ISO26262 Compliant
-
Synopsys Virtual Prototyping Day 2024
Join us at Virtual Prototyping Day 2024 to hear about the latest deployed virtual prototyping innovations. This event highlights applications from around the world using the latest virtual prototyping technology, covering applications from automotive, AI, and data center domains. Industry leaders will share their experiences with the latest techniques and methodologies using virtual prototypes for… Synopsys Virtual Prototyping Day 2024
-
Maximize Productivity with Deep Insights into PPA Trajectories
The digital chip design flow carries with it an enormous wealth of untapped information regarding the health and status of your SoC design. The ability to efficiently mine this data provides chip designers with comprehensive visibility and actionable insights to uncover PPA opportunities. This webinar will introduce you to Synopsys Design.da, the industry’s first comprehensive data-visibility… Maximize Productivity with Deep Insights into PPA Trajectories
-
Efficient Way to UVM Constraint Randomization Debug
Become skilled at the art of UVM randomization debugging! Date: Wednesday, July 17, 2024 Time: 10:00am PDT | 1:00pm EDT This webinar equips you with effective strategies to tackle randomization-related errors within your UVM verification environment. We'll explore the power of Cadence's Verisium Debug, a tool designed to simplify the debugging process. What You Will Learn Practical… Efficient Way to UVM Constraint Randomization Debug
-
Enhancing Manufacturing Test Flows with Synopsys VC Z01X
Leveraging functional patterns is crucial for achieving high defect coverage and reducing defective parts per million (DPPM) levels. Synopsys VC Z01X fault simulator offers enhanced fault coverage in manufacturing test flows, complementing ATPG tools like Synopsys TestMAX ATPG. In this presentation we will delve into unique coverage scenarios, such as resets and clocks blocked during ATPG mode. We'll… Enhancing Manufacturing Test Flows with Synopsys VC Z01X
12 events found.