-
Why Should Our Team be Using VHDL + OSVVM for Verification?
Abstract: This is a high-level presentation that identifies the key aspects of a modern verification methodology and shows how to achieve them with OSVVM. This is a great presentation to share with your management about why OSVVM (and OSVVM training) is important for your team. Description: Developing and deploying a verification methodology can be costly… Why Should Our Team be Using VHDL + OSVVM for Verification?
-
Cloud Tech Day
Cadence Design Systems, Building 5 2655 Seely Avenue, San Jose, CA, United StatesJoin your fellow engineers and the Cadence Cloud team for an educational and networking event focused on developing a secure and scalable electronic design flow in the cloud. Date: August 20, 2024 Time: 10:00am - 3:00pm PDT Location: Cadence HQ | 2655 Seely Avenue San Jose, CA, 95134 | Building 5 What You Will… Cloud Tech Day
-
Mastering EMC Simulations for Electronic Designs
Overview Electromagnetic Compatibility (EMC) simulation is critical for ensuring that electronic devices comply with regulatory standards and perform optimally in their intended environments. As the complexity of electronic systems increases, the importance of EMC simulation grows, allowing engineers to predict and mitigate potential electromagnetic interference (EMI) issues before physical prototypes are built. For EMC and… Mastering EMC Simulations for Electronic Designs
-
CadenceCONNECT Taiwan 2024
Sheraton Hsinchu Hotel No. 265號, E Section 1, Guangming 6th Rd, Zhubei City, TaiwanCadenceCONNECT Taiwan event will introduce you to optimized design methodologies for electronics system applications. The event brings together Cadence technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues and discovering new techniques for designing advanced silicon, SoCs, and systems. Don't miss this opportunity to learn from industry… CadenceCONNECT Taiwan 2024
-
Using OSVVM’s AXI4 Verification Components: Pt 1 Creating the AXI4 Testbench / Test Harness
European Session Abstract: This “Getting Started” presentation is for engineers who need to use the OSVVM AXI4 verification components (VCs) in their testbenches. Part 1 of this presentation provides a detailed walkthrough of creating a testbench environment that uses AXI4 VCs. AXI4 VCs are probably the most complex VCs in the OSVVM library. This complexity… Using OSVVM’s AXI4 Verification Components: Pt 1 Creating the AXI4 Testbench / Test Harness
-
Hot Chips 2024
Memorial Auditorium 551 Jane Stanford Way, Stanford, CA, United StatesHot Chips 2024 will be held as a hybrid conference with in-person attendance at Memorial Auditorium, Stanford University from August 25 to 27, 2024. Conference Format Hot Chips 2024 is a hybrid conference. You may register to attend Virtually or In-Person. The In-Person conference is held at Memorial Auditorium, Stanford University. Tutorials: Sunday, August 25… Hot Chips 2024
-
Q3 Memory Fabric Forum
Memory fabrics unlock the power to pool, tier, and share memory in a data center fabric. The results will be vastly more memory capacity and lower cost due to higher utilization—the things needed to support memory-hungry generative AI apps. Attend this webinar for a comprehensive update on CXL® market adoption, technology, products, and use… Q3 Memory Fabric Forum
-
Siemens EDA Custom IC Verification Forum – Austin, TX
Topgolf Austin 2700 Esperanza Crossing, Austin, TX, United StatesJoin us and learn how Siemens’ intelligent Custom IC Verification platform is transforming the custom IC verification landscape with AI-powered methods and the latest in circuit simulation technology! Our expert speakers will provide insight on IC verification topics such as circuit simulation, mixed signal verification, nominal to high-sigma variation analysis, library characterization, and IP QA.… Siemens EDA Custom IC Verification Forum – Austin, TX
-
Design, Integrate, Analyze and Manage with Allegro X
Designing PCBs in today’s world means using multiple tools to get the job done. The Allegro X Design Platform allows you to access all these tools in one unified design environment. Join us to discuss how you can reduce your cycle time, ensure product reliability and get first-time-right designs with Allegro X. Topics we’ll cover… Design, Integrate, Analyze and Manage with Allegro X
-
GlobalFoundries Technology Summit 2024 – North America
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesThe annual GTS conference brings GF executives and technologists together with customers and partners to discuss the latest breakthroughs and innovations in the semiconductor industry.
-
DVCon Japan 2024
TKP Garde CIty Premium - Shinagawa Takanawa, Tokyo TKP Garden City Premium, Tokyo, JapanThe Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees… DVCon Japan 2024
-
Micron Utilizes Silvaco’s Fab Technology Co-Optimization for Development and Manufacturing of Memory Technologies
Memory products from Micron Technology, such as DRAM components and 3D NAND, are propelling the advancement of process technologies. Innovative modeling methods are required to tackle the complexities in fabricating structures and to evaluate process variation effects on electrical performance. This webinar highlights how Micron Technology utilizes Silvaco’s Fab Technology Co-Optimization (FTCOTM) platform for the… Micron Utilizes Silvaco’s Fab Technology Co-Optimization for Development and Manufacturing of Memory Technologies
12 events found.