-
-
CadenceLIVE India 2021
For the last seventeen years, CadenceLIVE has brought together technology users, developers, and industry experts to connect, share ideas and best practices, and inspire design creativity. Attendees will have the opportunity to view exciting keynotes, attend interesting user presentations, and interact with Cadence® technology experts, peers, and our sponsors in our virtual Designer Expo. CadenceLIVE India 2021 will be… CadenceLIVE India 2021
-
DVClub Europe
Agenda (BST): Time Session Description Slides Videos 12.00 BST 16:30 IST Welcome and Introduction Mike Bartley, Senior Vice President – VLSI Design, Tessolve 12.05 BST 16:35 IST I’m Excited About Formal…My Journey From Skeptic To Believer Neil Johnson, Senior Product Engineering Manager, Siemens EDA… DVClub Europe
-
Cadence TECHTALK: Mixed-Signal SoC Verification Simplified with Xcelium Simulator (NA)
Analog and mixed-signal verification has always been a challenge for design and verification engineers. It has become tedious with the increasing complexity of SoC designs. Join this webinar to learn how Cadence is providing effective verification and debug methodologies using RNM of analog blocks for mixed-signal SoC verification.
-
Pre-empt Late-stage Low Power Issues using Predictive Analysis
Low power is an increasingly critical requirement for all modern SoCs. Moreover, it is becoming more and more difficult with complex architectures being used in modern designs. This has made it necessary for designers to invest heavily in this verification effort throughout the design development cycle starting from architecture definition, RTL development, to final netlist tape-out. Conventionally, static low power flow constitutes defining and cleaning… Pre-empt Late-stage Low Power Issues using Predictive Analysis
-
Designing with Silvaco’s Octal SPI Memory Controller with Advanced Memory Support for IoT Systems
Abstract One commonality across semiconductor market segments is the need for memory. However, memory characteristics and interfaces vary greatly depending on the market segment and application. This webinar will focus on a specific class of memory devices – targeted to mobile and IoT applications – that use “SPI” (Serial Peripheral Interface) signaling. SPI was developed by Motorola… Designing with Silvaco’s Octal SPI Memory Controller with Advanced Memory Support for IoT Systems
-
Analog Waveform Viewing with Schematic Cross-Probing
Debugging takes a significant proportion of any engineer’s time, and there is much that can be done to improve individual and team’s productivity in this area. Using SpiceVison PRO and it’s analog waveform capabilities, users can perform post-processing functionalities and perform various measurements. Make SpiceVision PRO your unified platform for viewing and debugging analog circuits.… Analog Waveform Viewing with Schematic Cross-Probing
6 events found.