Agnisys
-
Avoiding Metastability in Hardware Software Interface (HSI) using CDC Techniques
Various IP blocks within an SoC are often required to work in different clock domains in order to satisfy the power constraints. Clock domain crossing (CDC) challenges faced by design engineers include: - Speed and power requirements lead to designs with multiple asynchronous clock domains on different I/O interfaces and data being transferred from one… Avoiding Metastability in Hardware Software Interface (HSI) using CDC Techniques
-
DVCon USA 2024
The DoubleTree by Hilton 2050 Gateway Place, San Jose, CA, United StatesThe Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees… DVCon USA 2024
-
DVClub Europe: Latest VHDL Verification Techniques
This DVClub focuses on the latest verification techniques in VHDL including UVVM and OSVVM Agenda (GMT) 13:00 Welcome and Introduction – Mike Bartley, Tessolve 13:00 Epsen Tallaksen, EmLogic - Get the right FPGA quality through efficient Specification Coverage (aka Requirement Coverage) 13:30 Jim Lewis, SynthWorks - OSVVM in a NutShell, VHDL’s #1 Verification Methodology 14:00 Close Additional… DVClub Europe: Latest VHDL Verification Techniques
-
DVClub Europe – Formal Verification
13 days to go the next DVClub Europe meeting takes place on Tuesday 23rd April with a theme of "Formal Verification". Formal Verification can help you find bugs earlier in the design cycle and accelerate root cause analysis. But success with Formal requires the effective selection and implementation of the right formal technologies and methods. In this DVClub meeting… DVClub Europe – Formal Verification
-
IP-SoC Silicon Valley 2024
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesA worldwide connected Event !! D&R IP-SoC Silicon Valley 2024 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services and share their vision about the next innovation… IP-SoC Silicon Valley 2024
-
DAC 2024
Moscone West San Francisco, CA, United StatesThe premier event for the design and design automation of electronic chips to systems. Autonomous Systems Electronics content in modern autonomous systems (e.g., automotive, robotics, drones, etc.) is growing at an increasingly rapid pace. Nearly every aspect of these complex systems uses smart electronics and embedded software to make our experiences safer, more energy-efficient and enjoyable. For… DAC 2024
-
DVCon Japan 2024
TKP Garde CIty Premium - Shinagawa Takanawa, Tokyo TKP Garden City Premium, Tokyo, JapanThe Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees… DVCon Japan 2024
-
Cocotb 2.0: Modernize your testbenches for even more productivity
Cocotb 2.0 is the latest major version of cocotb, ironing out many quirks that have accumulated over the years. With only small changes to your testbenches, you can benefit from improved typing and less surprising corner cases. In this talk, we’ll show what’s new in cocotb 2.0, and how you can modernize your code bases… Cocotb 2.0: Modernize your testbenches for even more productivity
-
DVClub Europe – AI/ML in Verification
This DVClub will consider how we can save time and effort whilst improving time-to-market through the application of AI/ML to design verification. Agenda (GMT): Time Session Description Slides Videos 12.00 GMT Welcome and Introduction – Mike Bartley, Tessolve Mike Bartley,Tessolve 12.00 GMT Hardik Raina, Agnisys, Inc - Genetic Algorithms for Automated Verification from VCD Data. 12.20… DVClub Europe – AI/ML in Verification
-
Optimizing Hardware Design with SystemRDL: Tools, Techniques, and Tips
Efficient management of registers and memory maps is critical for the success of modern System-on-Chip (SoC) designs. System Register Description Language (SystemRDL), combined with Agnisys’s IDesignSpec Suite, provides an advanced solution to automate and simplify these complex processes. In this webinar, "Optimizing Hardware Design with SystemRDL: Tools, Techniques, and Tips," we will demonstrate how the… Optimizing Hardware Design with SystemRDL: Tools, Techniques, and Tips
-
Advantages of using IP-XACT and TGI for SoC Development
Are you looking for ways to simplify your SoC development process, reduce rework, and accelerate time-to-market? Join us for an insightful webinar, "Advantages of using IP-XACT and TGI for SoC Development," where we’ll explore how the latest features of IP-XACT 2022 can revolutionize your SoC design workflows. What’s on the Agenda? Introduction to IP-XACT: A… Advantages of using IP-XACT and TGI for SoC Development
-
DVCON US 2025
The DoubleTree by Hilton 2050 Gateway Place, San Jose, CA, United StatesThe Design & Verification Conference & Exhibition is the premier conference on the application of languages, tools, methodologies and standards for the design and verification of electronic systems and integrated circuits. The focus of this highly technical conference is on the practical aspects of these technologies and their use in leading-edge projects to encourage attendees… DVCON US 2025