Aldec
Latest Past Events
Essential Steps to Simplify VHDL Testbenches Using OSVVM
This “Getting Started” webinar focuses on the first, essential steps you need to take when looking to improve your VHDL testbench approach. In this webinar we examine transaction-based testing, self-checking… Essential Steps to Simplify VHDL Testbenches Using OSVVM
Verifying AXI Interconnects with ALINT-PRO and Riviera-PRO
AXI has become the most popular internal bus protocol with today’s FPGA and SoC FPGA designs. ALINT-PRO enables FPGA designers to extract, review and statically verify AXI bus interfaces. In… Verifying AXI Interconnects with ALINT-PRO and Riviera-PRO
System Simulation of Versal ACAP Designs
AVersal ACAP, developed by Xilinx/AMD, is a groundbreaking adaptable platform composed of AI Engine (AIE), Processing System (PS), Programmable Logic (PL), Network on Chip (NoC) and a wide range of… System Simulation of Versal ACAP Designs