Ethernet
Keeping Latency to a Minimum with 400G/800G Ethernet IP
A large volume of data is required for high performance computing (HPC) workloads in data centers. As a result, enabling data processing between machines and servers across long reach channels at high rates becomes mandatory. SoCs for HPC applications such as data center, networking and AI, must support high throughput and minimum latency with maximum… Read More »Keeping Latency to a Minimum with 400G/800G Ethernet IP
Ethernet & IP @ Automotive Technology Day
PACIFICO Yokohama North 1 Chome-1-2 Minatomirai, Nishi Ward, Yokohama, JapanOnsite registration may be limited, register now to be sure to get admission. The 2022 IEEE SA Ethernet & IP @ Automotive Technology Day (E&IP@ATD) is the premier venue for automobile manufacturers, suppliers, semiconductor vendors, tool providers, engineers, scientists, educators, and the media to share ground breaking ideas along with implementation strategies and applications related… Read More »Ethernet & IP @ Automotive Technology Day
The Path to 1.6TbE with 224G Ethernet PHY IP
The need for faster and more efficient Ethernet solutions has never been greater, as the demands of high-performance computing and the rise of big data continue to grow. Join us as we explore the main challenges faced in scaling Ethernet to 1.6T and how the high-performance computing is changing the Ethernet landscape. In this webinar,… Read More »The Path to 1.6TbE with 224G Ethernet PHY IP
Key MAC Considerations for the Road to 1.6T Ethernet Success
224G SerDes designs are a reality and the path to 1.6T is clearer than ever. This webinar delves into the considerations, challenges and solutions designers need to know for the MAC required for these 224G Ethernet PHY IP designs. Dive deep into the nuances of PHY/MAC layer interactions, timing considerations, and forward error correction. We will… Read More »Key MAC Considerations for the Road to 1.6T Ethernet Success
CMOS Circuit Techniques for Wireline Transmitters Part I
Synopsys Webinar – Part I In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… Read More »CMOS Circuit Techniques for Wireline Transmitters Part I
CMOS Circuit Techniques for Wireline Transmitters Part III
Synopsys Webinar – Part III In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… Read More »CMOS Circuit Techniques for Wireline Transmitters Part III