QuestaSim
-
-
Win The Tick to Trade Race by Root Causing Bugs Faster with the Latest Innovations In QuestaSim
Root causing RTL design or simulation testbench bugs can be tedious process, especially if just relying on traditional waveform viewing and debug. Also, it can be costly if more sophisticated debug ties up precious simulation resources during the debug process. Learn how the latest innovations in QuestaSim address these challenges by enabling full off-line… Win The Tick to Trade Race by Root Causing Bugs Faster with the Latest Innovations In QuestaSim
-
-
Simulating AMD’s next-gen Versal Adaptive SoC devices using Questasim
Versal Adaptive SoC, a revolutionary adaptable platform developed by AMD, integrates several key components such as the AI Engine (AIE), Processing System (PS), Programmable Logic (PL), Network on Chip (NoC), and a diverse array of specialized IPs. This innovative platform facilitates the efficient execution of intricate algorithms spanning from machine learning to high-performance computing tasks.… Simulating AMD’s next-gen Versal Adaptive SoC devices using Questasim