Skip to content

Latest Past Events

Using AI in development and product for FPGA

Renishaw plc New Mills, Wotton-under-Edge, Gloucestershire

FPGA Front Runner - Using AI in development and product for FPGA How are they used? What input language is used and how does it find it’s way into the FPGA? How is the AI trained? Any use case example Agenda (GMT) Time Speaker Details 09.00 Arrival and registration 09:30 Pete Leonard, Renishaw Introduction to… Using AI in development and product for FPGA

DVClub Europe – Mixed Signal Verification

Edinburgh City Centre Edinburgh

Analog mixed signal chips continue to grow in both demand and complexity, and a consistent efficient verification approach remains a key topic for concern. This DVClub will be held at the Futures Institute at the University of Edinburgh and the university students will be attending. The first half of the DVClub will focus concepts of… DVClub Europe – Mixed Signal Verification

FPGA Front Runner: FPGA Safety and Security

The Cass Centre Shaftesbury Road, Cambridge

This event covers the challenges in ensuring an FPGA is secure and demonstrably safe as per the relevant industry safety standards. This includes supply chains, FPGA hardware and the IP used on the FPGA Agenda (GMT) Time Speaker Details 09.30 Arrival and registration 10.00 Tobias Adryan, Synopsys Securing FPGAs Beyond the Bitstream 10.30 Espen Tallaksen,… FPGA Front Runner: FPGA Safety and Security