0 events found.
TI
Latest Past Events
IR 2.0 – Building a New Paradigm for Power Integrity Design and Analysis
Cadence Design Systems, Building 5 2655 Seely Avenue, San JosePower integrity (PI) is a major challenge for chip designers in the era of ubiquitous data, hyperconnectivity, and AI. Design size is exploding, and innovations in heterogenous integration are adding… IR 2.0 – Building a New Paradigm for Power Integrity Design and Analysis