0 events found.
UVVM
Latest Past Events
Advanced Testbench for a Complex DUT
Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will present a step-by-step approach on… Advanced Testbench for a Complex DUT
FPGA Verification Architecture Optimization with UVVM
Presenter: Espen Tallaksen, CEO of EmLogic Thursday, May 5, 2022 Abstract: For most FPGA projects, over 50% of the overall project time is spent on verification. This time can be… FPGA Verification Architecture Optimization with UVVM