Skip to content

Latest Past Events

Optimal circuit sizing strategies for performance, low power, and high yield of analog and full custom IP

There have always been good reasons to port designs to new foundries or processes. These reasons have included reusing IP in new projects, moving an entire design to a smaller node to improve PPA, or second sourcing manufacturing. While there can be many potential business motivations for any of the above, in today’s environment with… Optimal circuit sizing strategies for performance, low power, and high yield of analog and full custom IP