Skip to content
Aniah, July 9, 2024

How to Reduce Thousands of False Errors in 15 Minutes

Analyzing electrical errors across an IP or a SoC at top level, can be a painful and long process, often requiring extensive setup time and hundred of hours to distinguish real issues from false positives.… How to Reduce Thousands of False Errors in 15 Minutes

Siemens, June 6, 2024

Verification Academy Live: Huntsville

Siemens Training Center 360E Quality Circle, Suite 500 Huntsville, AL 35806 +1 (256) 705-2501 This event is in-person only — there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in  Coffee… Verification Academy Live: Huntsville

Siemens, June 4, 2024

Verification Academy Live: Westford (Boston Area)

Westford Regency Inn and Conference Center 219 Littleton Rd Westford, MA 01886 +1 (978) 692-8200 This event is in-person only — there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in … Verification Academy Live: Westford (Boston Area)

Siemens, May 23, 2024

Verification Academy Live: San Diego

Siemens Digital Industries Software 12348 High Bluff Drive, Suite 250 San Diego, CA 92130 +1 (512) 221-7460 This event is in-person only — there is no support for remote participation. Agenda 9:30 – 10:00 Registration… Verification Academy Live: San Diego

Synopsys+SAE, June 14, 2023

Microelectronics Design Security: Better with Formal Methods

Whether you are developing Systems-on-Chip (SoCs) for mobile and wearables, automotive, aerospace, defense, data centers, or entertainment, securing your proprietary data and customers’ information is critical to your company’s long-term success. Hackers can exploit vulnerabilities… Microelectronics Design Security: Better with Formal Methods

FDL 2022

Forum on Specification and Design Languages

FDL is a well-established international forum to exchange experiences and promote new trends in the application of languages, their associated design methods, and tools for the design of electronic systems. FDL stimulates scientific and controversial… Forum on Specification and Design Languages

Synopsys Verification Day

Verification Day 2021

This virtual event provides an opportunity to stay informed about the latest innovations, techniques and methodologies in verification hardware and software. This 2-day event will share experiences and insights from users solving tough verification challenges… Verification Day 2021