Skip to content

SI/PI

Cadence, November 14, 2024

AI-Driven Constraint Generation for PCB and IC Package Design

Join our webinar to discover how AI-driven optimization and automation in constraint generation can boost productivity and shorten design cycles for PCB and IC package… Read More »AI-Driven Constraint Generation for PCB and IC Package Design

Cadence, February 8, 2024

Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis

Signal and power integrity (SI/PI) are top priorities for engineers designing today’s high-speed, high-density PCBs. Easy-to-use in-design analysis directly integrated into the Allegro PCB design… Read More »Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis

cadence, January 18, 2024

Meet Advanced IC Package Design Schedule Challenges with In-Design Analysis

The heterogeneous integration of chips/chiplets has added significant complexity to the IC package design process, further compressing schedules for many design teams. Design teams must… Read More »Meet Advanced IC Package Design Schedule Challenges with In-Design Analysis

Cadence, May 2, 2023

Design Robust IC Packages Faster Using In-Design SI/PI Analysis

IC package design teams and characterization teams have had a “throw-it-over-the-wall” relationship for decades, which often delays design releases by months. However, as signal integrity… Read More »Design Robust IC Packages Faster Using In-Design SI/PI Analysis

Cadence, May 19, 2022

Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0

The Peripheral Component Interconnect Express (PCIe®) high-speed interface has become the standard for computer expansion cards due to its high bandwidth combined with manageable component… Read More »Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0