Skip to content
Siemens, June 6, 2024

Verification Academy Live: Huntsville

Siemens Training Center 360E Quality Circle, Suite 500 Huntsville, AL 35806 +1 (256) 705-2501 This event is in-person only — there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in  Coffee… Verification Academy Live: Huntsville

Siemens, June 4, 2024

Verification Academy Live: Westford (Boston Area)

Westford Regency Inn and Conference Center 219 Littleton Rd Westford, MA 01886 +1 (978) 692-8200 This event is in-person only — there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in … Verification Academy Live: Westford (Boston Area)

Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning

Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning

In 2021 Siemens EDA released CDC Assist. CDC Assist is an ML powered feature that empowers users to configure, debug, and close CDC on designs more rapidly. Following the success of CDC Assist, Siemens introduced… Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning

Siemens User2User Verification Forum 2024 India

Siemens User2User Verification Forum 2024 India

Join us at the Siemens User2User Verification Forum 2024 in India next week! Gain insights on Smart Verification – Using AI in Functional Verification and learn best practices in design and verification flows that can… Siemens User2User Verification Forum 2024 India

Siemens User2User Verification Forum 2024 India

Siemens User2User Verification Forum 2024 India

Join us at the Siemens User2User Verification Forum 2024 in India next week! Gain insights on Smart Verification – Using AI in Functional Verification and learn best practices in design and verification flows that can… Siemens User2User Verification Forum 2024 India

Siemens, May 2, 2024

Smart methods for DFT chip architecture & validation

Combining market-leading design-for-test (DFT) technologies with best-in-class netlist synthesis allows you to achieve DFT success more quickly. Many customers, including those for emulation and IC test, have challenges with scaling architectures. This webinar describes how… Smart methods for DFT chip architecture & validation