Digital designers are taught on day one that they must use synchronous logic design which employ a clock to synchronize all events in their IC design, and so it has been for decades. Unless of… Faster IC Designs Without Using a Clock and With Delay Insensitive Results