UVVM

Advanced Testbench for a Complex DUT

August 29, 2023

Functional simulation using an HDL testbench is the de facto method for proving functional correctness of FPGA designs. In this three-part webinar series, we will… Read More »Advanced Testbench for a Complex DUT

FPGA Verification Architecture Optimization with UVVM

May 2, 2022

Presenter: Espen Tallaksen, CEO of EmLogic Thursday, May 5, 2022 Abstract: For most FPGA projects, over 50% of the overall project time is spent on… Read More »FPGA Verification Architecture Optimization with UVVM

%d bloggers like this:

UVVM

Advanced Testbench for a Complex DUT

Like this:

FPGA Verification Architecture Optimization with UVVM

Like this:

Like this:

UVVM

Advanced Testbench for a Complex DUT

Share this:

Like this:

FPGA Verification Architecture Optimization with UVVM

Share this:

Like this:

Share this:

Like this: