Verification Academy Live: Austin
November 6 @ 9:30 am - 5:00 pm CST
Overview
This seminar will update you on technologies and techniques you can adopt to
increase your verification productivity today. Specifically, we will cover:
- How the new AI/ML paradigm shift across the industry is enabling functional verification productivity gains.
- Protocol and memory verification solutions you need for your next silicon verification project.
- Data-driven verification with automated analytics, collaboration, and traceability capabilities.
- Technologies and techniques you can adopt to increase your DFT productivity.
Agenda
9:30 am – 10:00 am
Registration and check-in
Coffee and networking with your peers
10:00 am – 10:05 am
Welcome/Intro
Mel Pratt | Sr. Application Engineering Manager, Functional Verification
10:05 am – 11:00 am
KeyNote: Smart Verification – Faster is not Enough
Abhi Kolpekwar | VP & GM, Digital Verification Technologies Division
The electronics industry is on the brink of an unprecedented paradigm shift. The AI/ML-focused chips account for 20% of the semiconductor market, a figure set to skyrocket to 73% by 2030, fueled by the ongoing digital transformation. This seismic shift will significantly impact the architecture, design, and manufacturing of computing, networking, and communication solutions, necessitating careful consideration of power, performance, security, and safety concerns. Conventional verification flows, reliant on disparate point tools, will struggle to meet the demands of emerging systems. This keynote explores the prevailing macro-trends shaping today’s digital transformation before outlining a visionary approach to functional verification. By leveraging collective wisdom across tools, technologies, workflows, and methodologies, this new paradigm promises productivity gains beyond the reach of traditional methods.
11:00 am – Noon
Questa Verification IQ:
Boost verification predictability and efficiency with Big Data
Ahmed ElKady | Product Engineer
This session will cover Questa Verification IQ (VIQ), the next-generation, data-driven verification solution from Siemens EDA that transforms the verification process using analytics, collaboration, and traceability. VIQ utilizes machine learning to boost.
Noon – 12:45 pm
Lunch and networking
12:45 pm – 1:15 pm
Questa Verification IQ: Sneak Peek of Debug IQ and Regression IQ
Continuation of the Questa Verification IQ session.
1:15 pm – 2:00 pm
The New Leader in Verification IP: Questa + Avery Solutions
Luis Rodriguez | Senior Technical Product Manager & VIP Architect
Now that our acquisition of Avery Design Systems is complete, Siemens EDA is the new leader for Verification IP in the industry. This session will describe the protocol and memory verification solutions you need for your next silicon verification project whether in Datacenter, Storage, 3DIC, Networking, Automotive, or Aerospace and Defense applications.
2:00 pm – 2:30 pm
Capturing additional DFT coverage thru Functional Fault Grading
Byron Brinson | Product Engineer
Ideally, for manufacturing test coverage the goal is to achieve 100%. This becomes even more important for chips used in safety critical applications. However, there are usually limitations regarding the amount of coverage that the DFT infrastructure can provide within a chip. Functional Fault Grading provides a methodology to capture additional manufacturing test coverage without modifying the existing DFT architecture.
b
Accelerating Verification Closure with Siemens DFT Tailored Verification Solutions
Rick Koster | Product Engineer
As semiconductor designs evolve to more complex architectures, 3DICs, and heterogeneous integration, verification engineers face increasing pressure to accelerate DFT verification closure. Siemens offers a comprehensive technology suite tailored to industry leading Tessent solutions, designed to address the growing complexity and increasing challenges in Design for Test (DFT). This session details how Siemens DFT centric verification technology tackles these challenges by providing a unified platform streamlined to Tessent flows, delivering industry leading performance and enhanced user experience, accelerating DFT verification closure while reducing cost and risk to reach DFT sign-off.
3:00 pm- 5:00 pm
TopGolf happy hour & networking
We look forward to seeing you!
Siemens Advanced Functional Verification Team