0 events found.
Webinar
Latest Past Events
Maximize Design Productivity using Vivado ML with SystemVerilog
Although SystemVerilog is perhaps most widely used in the context of hardware verification, it also contains many features directly relevant to FPGA hardware designers. We explore the features of SystemVerilog…
NoC IP- Transforming Chip Communication
Webinar Agenda : Introduction to Mesh and Crossbar Architecture Cache Introduction Support for latest AMBA 5 Safety and security features as ASIL Standard. Port configurabilities Who Should Attend: Professionals working…
FPGA Design Verification – Planning
As FPGA technology continues to evolve - to provide us with full-blown SoCs with CPU, GPU, and high-speed peripherals, for example, joining the traditional programmable logic area - design verification…