-
-
Design Exploration of RF GaN Amplifier, 3D Packaging, and Thermal Analysis
Join us for this webinar on RF GaN amplifier design using electromagnetic/thermal 3D solvers. We will discuss the step-by-step process of building a GaN amplifier, beginning with the transistor model… Design Exploration of RF GaN Amplifier, 3D Packaging, and Thermal Analysis
-
CadenceCONNECT – Photonics Event
Cadence Design Systems, Bldg 10 2655 Seeley Avenue, San Jose, CA, United StatesJoin Cadence in person for the 8th annual CadenceCONNECT Photonics event and workshop on February 7 – 8, 2024, to discuss the increasingly important role of photonics in enabling AI… CadenceCONNECT – Photonics Event
-
Power Devices SPICE Modeling for Si, GaN and SiC Technologies
We start by examining the different technologies used in the manufacturing of power devices, including Si, GaN, and SiC, considering their respective particularities and advantages. We will then analyze various… Power Devices SPICE Modeling for Si, GaN and SiC Technologies
-
Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis
Signal and power integrity (SI/PI) are top priorities for engineers designing today’s high-speed, high-density PCBs. Easy-to-use in-design analysis directly integrated into the Allegro PCB design environment uncovers SI/PI issues early… Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis
-
Power Innovations in Consumer Electronics Using LF EM Solutions
This webinar will cover how the Ansys simulation tools are now widely used in many low-frequency (LF) EM applications, such as wireless charging, power supplies, transformers, magnetic latches and actuators,… Power Innovations in Consumer Electronics Using LF EM Solutions
-
Introducing Ansys AI: A New Chapter in Engineering Simulation
Join us to learn more about the AI and Simulation Revolution in this upcoming webinar. We're revolutionizing engineering simulation with the power of Artificial Intelligence with SimAI, AnsysGPT, and Ansys… Introducing Ansys AI: A New Chapter in Engineering Simulation
-
FPGA Forum 2024 – Norway
Royal Garden Trondheim, NorwayFPGA-forum is a yearly event for the Norwegian FPGA community. FPGA-designers, project managers, technical managers, researchers, final year students and the major vendors gather for a two-day focus on FPGA.… FPGA Forum 2024 – Norway
-
Essential Steps to Simplify VHDL Testbenches Using OSVVM
This “Getting Started” webinar focuses on the first, essential steps you need to take when looking to improve your VHDL testbench approach. In this webinar we examine transaction-based testing, self-checking… Essential Steps to Simplify VHDL Testbenches Using OSVVM
-
SiFive RISC-V Day
Hilton Bangalore Embassy GolfLinks Embassy Golf Links Business Park, Bangalore, IndiaLeadership in the RISC-V Era: India's Exciting New Opportunity Join SiFive for an informative afternoon session, featuring key thought leaders in the fast -growing global RISC-V ecosystem. Krste Asanovic, inventor of… SiFive RISC-V Day
-
ISSCC 2024
San Francisco Marriot Marquis 780 Mission Street, San Francisco, CA, United StatesThe International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the… ISSCC 2024
-
SPICE-accurate variation-aware verification best practices with Solido AI-powered technologies
The demand for Custom ICs is on the rise globally along with high proliferation of semiconductor content. Higher requirements on power, performance, area, and yield, as well as other factors… SPICE-accurate variation-aware verification best practices with Solido AI-powered technologies
-
DVClub India – Using AI/ML in Design Verification
Cadence, Bengaluru Sarjapur Outer Ring Road, Bengaluru, IndiaThis DVClub consider how we can save time and effort whilst improving time-to-market through the application of AI/ML to verification. Venue – Cadence Design System, Bengaluru & Online Time Session… DVClub India – Using AI/ML in Design Verification
12 events found.