-
Innovative Approach to SoC Power Optimization
Power is the biggest factor impacting semiconductors from custom silicon to CPU/GPU products. System-level Power modeling and simulation is needed to measure power accurately and efficiently. The scope of power studies has expanded to include the software, thermal and generation to feed into the UVM/UPF methodology. At this Webinar we will highlight a new system-level… Innovative Approach to SoC Power Optimization
-
ESD Alliance CEO/Executive Outlook
Keysight 5301 Stevens Creek Blvd, Building 5, Santa Clara, United StatesKey executives from leading semiconductor EDA and IP companies will gather to discuss the latest industry trends, challenges and opportunities Thursday, May 9, in Santa Clara, California at the annual CEO Executive Outlook, hosted by the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, and Keysight Technologies. Registration is open. Kicking off the program, Calista Redmond, CEO of… ESD Alliance CEO/Executive Outlook
-
SEE, MAPLD 2024
Marriott La Jolla 4240 La Jolla Village Drive, La Jolla, CA, United StatesOur workshop will feature content including, but not limited to, the following areas: Artificial Intelligence & Machine Learning (AI / ML) Continuing Education & Workforce Development Designing with Field Programmable Gate Arrays (FPGAs) / Systems on a Chip (SoCs) / New Devices FPGA & SoC Assurance Guidelines and Standards On-Orbit Experiments & Model Validation Radiation… SEE, MAPLD 2024
-
TSMC 2024 Technology Symposium – Europe
Hilton Amsterdam Airport Schiphol Schiphol Boulevard 701 Amsterdam, Amsterdam, NetherlandsAgenda Europe Technology Symposium *The agenda is subject to change 08:30 – 09:30 Registration & Ecosystem Pavilion 09:30 – 09:40 Welcome & Opening Remarks 09:40 – 10:20 CEO Perspectives 10:20 – 10:40 Market Update and Outlook 10:40 – 11:10 Technology Leadership 11:10 – 11:30 Coffee Break & Ecosystem Pavilion 11:30 – 11:55 Manufacturing Excellence 11:55… TSMC 2024 Technology Symposium – Europe
-
Introduction to the Open-source EDA Ecosystem
Open-source hardware in the European Chips Act Matthew Xuereb, European Commission Free and open-source semiconductor ecosystem Luca Alloatti, Free Silicon Foundation ETS Open-source EDA software and semiconductor design Jean-Paul Chaput, Sorbonne University, Coriolis Foundation European roadmap on the advancement of open-source EDA tools Rihards Novickis, Latvian Institute of Electronics and Computer Science
-
Ansys – Simulation World 2024
Did you know that simulation helped Pratt & Whitney design a game-changing engine architecture that has saved aircraft operators over a million gallons in fuel? Or that sustainable energy start-up Amogy is using simulation to build a novel, portable, carbon-free energy system to convert ammonia into renewable fuel that will power green transportation solutions of the future? Or that… Ansys – Simulation World 2024
-
Innovative Technologies, Tools, and Methodologies for Space Applications
In the world of space applications, reliability is paramount. As the space sector continues to experience rapid growth and evolution, new challenges are emerging to meet the demands of various mission types and requirements, such as robust functional safety protections, high reliability, and dependable operation. Join us for an exclusive panel discussion hosted by Lattice… Innovative Technologies, Tools, and Methodologies for Space Applications
-
Keysight EDA Connect Tour – Burlington
Eddie V's Restaurant 50 South Avenue, Burlington, MA, United StatesAs AI is redefining communication and connectivity, your ability to design, simulate, and test — using an intelligent and automated workflow — is what will set you apart. Join us for a half-day event that brings together top industry experts and innovators to explore modern RF circuit and system design, including advanced topics like phased… Keysight EDA Connect Tour – Burlington
-
AI-Driven EM-IR Design Closure
IR drop closure is becoming a major challenge for designers on advanced nodes. The number of violations at signoff has increased significantly, leading to longer turnaround time (TAT) or violations being waived. To solve this challenge, IR drop needs to be addressed early in the implementation phase with an automated IR prevention and fixing methodology.… AI-Driven EM-IR Design Closure
-
Embedded Vision Summit 2024
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesThe Summit attracts a global audience of technology professionals from companies developing computer vision and edge AI-enabled products including embedded systems, cloud solutions and mobile applications. Why Attend? It's a First-Rate Program with Powerful Insights into Practical Perceptual AI. Join us for three days of learning—from tutorials to Deep-Dive Day, covering the latest technical insights,… Embedded Vision Summit 2024
-
Verification Academy Live: El Segundo
Embassy Suites by Hilton, LAX South 1440 East Imperial Avenue, El Segundo, CA, United StatesEmbassy Suites by Hilton, LAX South 1440 East Imperial Avenue El Segundo, CA 90245 +1 (310) 640-3600 This event is in-person only -- there is no support for remote participation. Agenda 9:30 – 10:00 Registration and Check-in Coffee and networking with your peers. 10:00 – 10:05 Welcome / Intro Todd Holbrook | Sr. Application Engineering Manager,… Verification Academy Live: El Segundo
-
The Next Generation of 3DIC Interposer/InFO Design
In recent years, the semiconductor industry has experienced a breakthrough in the onset of 2.5D and 3D chiplet-based products. These products promise to extend the limits of Moore’s Law while demolishing limitations on speed and capacity for our highest tiers of compute. But for all the adulation we heap upon the 3DIC paradigm, we seemingly… The Next Generation of 3DIC Interposer/InFO Design
12 events found.