Skip to content

Latest Past Events

Static and Dynamic CDC Verification of AXI4 Stream-based IPs

The AXI4 Stream protocol is used as a standard interface to exchange data between connected IPs within FPGA designs. For crossing clock domains, the AXI4 Stream interconnect is based on switches capable of transferring data to another asynchronous clock domain. The alternative solution is a dual-port AXI4 Stream IP, capable of changing clock domains when… Static and Dynamic CDC Verification of AXI4 Stream-based IPs

Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning

In 2021 Siemens EDA released CDC Assist. CDC Assist is an ML powered feature that empowers users to configure, debug, and close CDC on designs more rapidly. Following the success of CDC Assist, Siemens introduced RDC Assist in 2023. ‌ Using the same ML technology in CDC Assist, RDC Assist dramatically improves the time and… Questa RDC Assist – Improving designer productivity and enabling faster RDC verification closure with machine learning

Avoiding Metastability in Hardware Software Interface (HSI) using CDC Techniques

Various IP blocks within an SoC are often required to work in different clock domains in order to satisfy the power constraints. Clock domain crossing (CDC) challenges faced by design engineers include: - Speed and power requirements lead to designs with multiple asynchronous clock domains on different I/O interfaces and data being transferred from one… Avoiding Metastability in Hardware Software Interface (HSI) using CDC Techniques