SerDes
-
Key MAC Considerations for the Road to 1.6T Ethernet Success
224G SerDes designs are a reality and the path to 1.6T is clearer than ever. This webinar delves into the considerations, challenges and solutions designers need to know for the MAC required for these 224G Ethernet PHY IP designs. Dive deep into the nuances of PHY/MAC layer interactions, timing considerations, and forward error correction. We will… Key MAC Considerations for the Road to 1.6T Ethernet Success
-
CMOS Circuit Techniques for Wireline Transmitters Part I
Synopsys Webinar – Part I In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… CMOS Circuit Techniques for Wireline Transmitters Part I
-
CMOS Circuit Techniques for Wireline Transmitters Part II
Synopsys Webinar – Part II In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… CMOS Circuit Techniques for Wireline Transmitters Part II
-
CMOS Circuit Techniques for Wireline Transmitters Part III
Synopsys Webinar – Part III In this 3-part Synopsys webinar series, we will present how hyperscale data centers are going through a paradigm shift with the advent of technologies like Artificial Intelligence (AI) and edge compute requiring hyperscale data centers to support exponential growth of data volume. This volume of network traffic demands an increase… CMOS Circuit Techniques for Wireline Transmitters Part III
-
PCB Design Best Practices: How to fully verify your Serdes-based designs before prototype manufacture
“Right first time” is a goal we all aspire to, but how often does it really happen? Even when we follow layout rules as closely as possible, problems creep into the layout that cause issues during lab testing and result in costly, time-consuming respins. Join our expert presenter Todd Westerhoff in this LinkedIn Live… PCB Design Best Practices: How to fully verify your Serdes-based designs before prototype manufacture
-
Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis
Signal and power integrity (SI/PI) are top priorities for engineers designing today’s high-speed, high-density PCBs. Easy-to-use in-design analysis directly integrated into the Allegro PCB design environment uncovers SI/PI issues early in the design process, leading to faster signoff of designs. With analysis shifting left in the design cycle, design teams can achieve efficient signoff of… Seamless SI/PI Signoff of Allegro PCB Designs Driven by In-Design Analysis
-
Keysight EDA Connect World Tour: Santa Clara – High Speed Digital
Keysight Technologies 5301 Stevens Creek Boulevard, Santa Clara, CA, United StatesShift Left with the Modern Design Center Artificial intelligence (AI) is redefining high-speed digital designs. Your ability to design, simulate, and test — using an automated, integrated workflow — is what will set you apart. Whether you are a design team leader, digital designer, or system engineer, this one-day event is for you. We have… Keysight EDA Connect World Tour: Santa Clara – High Speed Digital