VisualSim Architect
Events
-
-
Evaluating UCIe based multi-die architectures to meet timing and power constraints
Multi-die architectures have evolved from proprietary to industry standard UCIe. UCIe can accommodate the bulk of designs today from 8 Gbps per pin to 32 Gbps per pin for high-bandwidth applications from networking to Hyperscale data centers. To help your UCIe adoption journey, we present VisualSim Architect and the associated UCIe/PCIe6.0 IPs to explore and… Evaluating UCIe based multi-die architectures to meet timing and power constraints
-
-
Mapping SysML to hardware architecture
In this webinar, we will show how the SysML behavior models of a RADAR application can be mapped to a architecture model to measure the latency, throughput, power consumption, scheduling quality and response to bottleneck conditions. The application can be quickly mapped onto different architectures to meet the project requirements. This will enable better tuning… Mapping SysML to hardware architecture