Skip to content
Synopsys, April 5, 2023

Shorten Your CDC Debug Cycle by 10X with ML-based RCA

Over the last few decades System on Chip (SoC) design size has dramatically increased, and more complexity has been introduced to deliver the desired functionality. Growing design sizes lead to the introduction of several asynchronous… 

Synopsys, June 9, 2022

5X Faster Equivalence Checking with Formality ML-driven DPX

Synopsys’ Fusion Compiler provides a broad spectrum of aggressive optimization techniques such as retiming, multibit banking and advanced data-path optimization that our designers want to take advantage of to achieve maximum PPA. Our expectation from… 

DAC 2022

Design Automation Conference, 2022

The Design Automation Conference (DAC) is recognized as the premier event for the design and design automation of electronic chips to systems.  DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers,… 

ICCAD 2021

40th Annual ICCAD

As ICCAD 2021’s general chair, please let me announce that the main technical program of the 40th anniversary of ICCAD will take place purely virtual from November 1st (until November 4th) 2021, which is due to… 

Cadence October 21

Xcelium ML for 5X Faster Regression Throughput

Overview Regressions time often becomes one of the biggest challenges to meet the tight project schedule with increasing complexity of the SoC designs and shorter time to market. Verification engineers apply a coverage-driven methodology and… 

Ansys IDEAS

Ansys IDEAS Digital Forum

September 22-23, 2021 Ansys is at the forefront of electronic design enablement in partnership with the world’s leading companies for AI and machine learning, high-performance computing, 5G, telecommunications, aerospace and autonomous vehicles. Join us for…