Skip to content
Loading Events

« All Events

IP-SoC Japan 24

September 17 @ 8:00 am - 5:00 pm JST

IP-SoC Japan 24

A worldwide connected Event !!

D&R IP-SoC Japan 2024 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems.

IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services and share their vision about the next innovation steps in the Electronic Industry.

IP consumers can view at a glance the latest Technology trends and exciting Innovative IP/SoC products. Through a global view, Electronic systems leaders may identify disruptive innovation leading to new market segment growth.

Any question? Please contact us

9:00 am

Welcome

Welcome to the IP-SoC community

Gabrièle Saucier
CEO
Design And Reuse

Adding Intelligence in Green Technology

Philippe Flatresse
Product Marketing
Soitec

9:40 am

Break

10:00 am

Analog and Memory IP

Chairperson: Gabrièle Saucier, D&R
High-performance PLL frequency synthesizers for wireless and wireline communications

M. Annamalai Arasu
Director, R&D
CM Engineering Labs Singapore Pte. Ltd

The Uniquely Suitable eNVM Ip for Auto Grade MCU from Floadia

Yasuhiro Taniguchi
CTO and COO
Floadia Corporation

Semiconductor IPs for Memory, Flash storage and wireless applications

Ravi Thummarukudy
CEO
Mobiveil Inc.

11:00 am

Break

11:20 am

Interface IP

Chairperson: Gabrièle Saucier, D&R
High Speed Interface, keys and Trend

Junzoh Shimizu
CEO & President
Silicon Library Inc.

Scaling Hyperscale Data Centers for AI Workloads with High-Speed Interface IP

Hiroyuki Hasegawa
Application Engineering Manager
Synopsys, Inc.

12:00 pm

Lunch Break

1:00 pm

Design Platform

Chairperson: Philippe Flatresse, Soitec
The Critical Role of Embedded Monitor IP in Enabling Silicon Lifecycle Management Use Cases

Yuya Suzuki
Applications Engineering, Staff Engineer
Synopsys, Inc.

Architecture challenges in meeting power, thermal and performance needs in partitioning Chiplets for rapid deployment

Deepak Shankar and Shuzo Tanaka
Founder
Mirabilis Design Inc.

Curious’ latest High Performance IP Introduction

Ken ichi Shimomura
Director of Design department
Curious Corp.

Embedded Programmable Logic – A risk insurance for your next chip design

Yoan Dupret
Menta

Online Only
2:00 pm

Break

2:20 pm

Artificial Intelligence

Chairperson: Philippe Flatresse, Soitec
Meeting the Needs of AI Training with HBM3E

Motoyasu Kobayashi
Director of Sales
Rambus, Inc.

Scalable, Flexible Edge AI accelerator: Silicon-Proven IP for Consumer Electronics

ChangSoo Kim
CEO
AiM Future, Inc.

Enabling Multimodal AI on Edge Devices

Shanghung Lin
VP, Vision and Image Product
Verisilicon

3:20 pm

Break

3:40 pm

Security and high safety Solutions

Chairperson: Philippe Flatresse, Soitec
Quantum Safe Cryptography: Protecting Devices and Data in the Quantum Era

Toru Furukawa
Senior Field Application Engineer
Rambus, Inc.

Future-Proof Your Design with Hardware-Based Post-Quantum Cryptographic IP Cores

Dr. Matti Tommiska
Xiphera Ltd

Security From Chip-To-Cloud with PQC (Post Quantum Cryptography)

Ahmed BOUGRIANE
Pre-Sales Engineer North Asia
Secure-IC

How SafeIP(TM) enables fail operational vehicles, robotics and drones

Benjamin Weinhardt
Head of Business & Collaboration
Siliconally GmbH

5:00 pm

Video IP

Chairperson: Philippe Flatresse, Soitec
Video Codecs Landscape and Challenges Ahead

Yujing Wei
VP, APAC Business Development
Allegro DVT

6:00 pm

Event Closure

Details

Date:
September 17
Time:
8:00 am - 5:00 pm JST
Event Categories:
,
Event Tags:
, , , , , , , , , , , , , , , ,
Website:
Event Website

Organizer

Design & Reuse
View Organizer Website

Venue

Tokyo Convention Hall
3 Chome-1-1 Kyobashi
Toyo, Japan
+ Google Map

Leave a Reply

Your email address will not be published. Required fields are marked *