Skip to content
Loading Events

« All Events

  • This event has passed.

RTL Power Optimization: Applying Best Practices to Overcome Low-Power Design Challenges

November 21 @ 8:00 am - 10:00 am PST

Siemens, November 21, 2023

Designers face enormous challenges for low-power designs. Whether it is IoT at the edge, AI in the datacenter, robotics or ADAS, the demand for increased functionality in SoCs is rapidly outpacing the power budget. Power must be considered at every stage of chip design including performance, reliability and packaging. Waiting to address power until late in the design cycle – post-netlist or during physical implementation – can be extremely costly. The design may overrun the power budget, overheat, or have long term reliability issues that cannot be addressed at the gate level, layout or package selection. The best point in the design cycle to address power is at the beginning during the architectural and RTL stages. The earlier power analysis and optimization starts, the more likely a chip will meet its power objectives.

In this virtual seminar, you will learn the best practices for applying RTL power optimization. These practices are essential for realizing low-power, energy efficient designs and can help you meet power budgets, mitigate potential reliability issues arising out of power and discover thermal issues early to take corrective action. NXP will present their perspective on applying these techniques. You will learn how Siemens EDA’s PowerPro low-power design platform helps simplify low-power design for RTL designers and allows coarse as well as fine grain power analysis and optimization to achieve truly low-power, energy efficient designs.



Qazi Faheem Ahmed
Qazi Faheem Ahmed
Principal Product Manager for PowerPro, Siemens EDA

Qazi is the Principal Product Manager for PowerPro low-power platform at Siemens EDA. He has over 18 years of experience spanning across ASIC/FPGA design and EDA.

Vasundhra Kaushal
Vasundhra Kaushal
Front-end ASIC Designer, NXP

Vasundhra has worked in the field of front-end ASIC design for more than 6 years. Prior to working with NXP, Vasundhra has worked with Intel for around 5 yrs in frontend RTL design, DFT. She has also owned frontend design power with owning UPF. Most recently, Vasundhra has been working in NXP for the last 1.5 years, owning the complete RTL to GDS power flow.

Vasundhra holds a Master’s degree in VLSI from Vellore Institute of Technology.


November 21
8:00 am - 10:00 am PST
Event Categories:
Event Tags:
, , ,
Event Website


View Organizer Website

Leave a Reply

Your email address will not be published. Required fields are marked *

%d bloggers like this: