Forum
-
-
RISC-V Verification Strategies
With the popularity of the RISC-V open architecture, many companies are looking for Verification Strategies for developing their own cores or how to verify their integration into a subsystem or SoC. Time Session Description Slides Videos 12.00 GMT Welcome and Introduction Mike Bartley, Senior Vice President – VLSI Design, Tessolve 12.05 GMT RISC-V processor verification… RISC-V Verification Strategies
-
-
Semiconductor Outlook: Navigating Through Turbulent Times and the Impact of the Recession
Businesses across the globe faced a host of new challenges during the recent pandemic. As the pandemic wanes, we are now faced with recession as high inventories and low demand could mean trouble for semiconductor chip manufacturers. Join us to hear industry leaders and market experts discuss the outlook and the impact on semiconductor design and manufacturing supply chain… Semiconductor Outlook: Navigating Through Turbulent Times and the Impact of the Recession
-
Siemens Tessent DFT Forum 2023 India
Hotel Radisson Blu Marathalli ORR, Bengaluru, IndiaAbout Siemens Tessent DFT Forum 2023 India Presenting silicon lifecycle solutions from Siemens EDA: Engineering a smarter future faster Join us for the Siemens Tessent Design-for-Test (DFT) India Tech Forum, being held in Hotel Radisson Blu, Marathalli ORR, Bengalur India, on 29th March, 2023 learn from Industry leaders, fellow designers and experts from Siemens about how to leverage the Tessent… Siemens Tessent DFT Forum 2023 India
-
-
GSA 2023 European Executive Forum
Sofitel Munich Bayerpost Bayerstrasse 12, Munich, GermanyDealing with Uncertainty The global economy is sending mixed messages, and with every new data release comes a new batch of upbeat or defeatist headlines. Uncertainty remains if inflation is fully under control and how quickly economic growth will pick up strongly again. On one side the labor market seems healthier than it’s been in… GSA 2023 European Executive Forum
-
SFF & SAFE™ Forum 2023 San Jose, CA
Signia by Hilton 170 S Market Street, San Jose, CA, United StatesDay 1 June 27th, 2023 12:00 - 1:00pm PDT Networking Lunch & Registration 1:00 - 1:05pm PDT Opening Jinman Han EVP, Head of DSA Office, Samsung Electronics 1:05 - 1:20pm PDT Samsung Keynote Siyoung Choi President and GM, Foundry Business, Samsung Electronics 1:20 - 1:35pm PDT An Energy Efficient Future of AI Joe Macri SVP, CTO… SFF & SAFE™ Forum 2023 San Jose, CA
-
-
TSMC 2023 North America OIP Ecosystem Forum
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesLearn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N2, N3/N3E/N3P/N3AE, N4/N4P, N5/N5A, N6/N6e/N6RF/N7, N12e, and N22 Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile… TSMC 2023 North America OIP Ecosystem Forum
-
-
TSMC 2023 Europe OIP Ecosystem Forum
Hilton Amsterdam Airport Schiphol Schiphol Boulevard 701 Amsterdam, Amsterdam, NetherlandsLearn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N2, N3/N3E/N3P/N3AE, N4/N4P, N5/N5A, N6/N6e/N6RF/N7, N12e, and N22 Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile… TSMC 2023 Europe OIP Ecosystem Forum
-
Samsung Foundry Forum 2023 EMEA
Sofitel Munich Bayerpost Bayerstrasse 12, Munich, GermanyWe're inviting global partners and customers to our upcoming Samsung Foundry Forum (SFF) and Samsung Advanced Foundry Ecosystem (SAFE™) Forum 2023. The events will provide opportunities to share insights and innovative technologies to build a strong foundry ecosystem to accelerate innovation beyond boundaries. Join us to experience the spirit and power of innovation. SFF &… Samsung Foundry Forum 2023 EMEA
-
-
RISC-V in Space
Omni Interlocken Hotel 5000 Interlocken boulevard, Broomfield, CO, United StatesJoin us for "RISC-V in... Space" on November 2, 2023, as we explore the exciting intersection of RISC-V, electronics design, and space! Agenda 9:30 AM - 10:00 AM Registration & Welcome 10:00 AM - 12:00 PM Case Study Presentations: Tenstorrent, Synopsys, RISC AI, Arteris IP 12:00 PM - 1:00 PM Lunch Buffet 1:00 PM - 3:00 PM Case Study Presentations: Breker Systems, Imperas,… RISC-V in Space
-
TSMC 2023 Taiwan OIP Ecosystem Forum
Ambassador Hotel Hsinchu 0F, No.188, Sec. 2, Zhonghua Rd., Hsinchu City, TaiwanLearn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N2, N3/N3E/N3P/N3AE, N4/N4P, N5/N5A, N6/N6e/N6RF/N7, N12e, and N22 Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile… TSMC 2023 Taiwan OIP Ecosystem Forum
-
CHIPS Alliance – FuseSOC: Package manager and build abstraction tool for FPGA/ASIC development
Google 237 Moffett Park Drive, Sunnyvale, CA, United StatesIP share and reuse is fundamental for efficient chip design. But in order to do this efficiently we need tools and methods. On the software side, the concept of package managers is widely used to build a product from many different sources, but chip designers often rely on ad-hoc solutions which tends to build up… CHIPS Alliance – FuseSOC: Package manager and build abstraction tool for FPGA/ASIC development
-
CadenceCONNECT: The Race Is On!
Cadence San Jose, CA, United StatesEvent Overview Date: Monday, November 13, 2023 Time: 8:30am – 4:00pm, followed by an exclusive networking event Location: Cadence Headquarters, San Jose, CA There is an unprecedented demand for advanced-node chip design that pushes beyond traditional boundaries. Computing power, security, reliability, and other multifaceted requirements have surpassed the basic performance, power consumption, and area constraints of traditional chip design.… CadenceCONNECT: The Race Is On!