IP
-
2023 Andes RISC-V CON
The DoubleTree by Hilton 2050 Gateway Place, San Jose, CA, United StatesRISC-V is revolutionizing the future of Artificial Intelligence (AI) in industries such as automotive, data center, communications, and IoT. Its open-source instruction set architecture (ISA) provides higher performance, lower power, and compact silicon footprint, features highly desired by these industry segments. RISC-V has gained rapid widespread adoption due to its compact instruction set and extensibility.… 2023 Andes RISC-V CON
-
30th MIXDES Conference
Lodz Univesity of Technology Wólczańska 221/223, Lodz, PolandThe aim of the MIXDES conference is to provide an annual Central-European forum for the presentation and discussion of recent advances in design, modeling, simulation, testing and manufacturing in various areas such as micro- and nanoelectronics, semiconductors, sensors, actuators and power devices. The MIXDES conference papers will be submitted for inclusion into IEEE Xplore, subject… 30th MIXDES Conference
-
FPGA Conference Europe 2023
NH München Ost Conference Center Einsteinring 20, Munich, Aschheim, GermanyFPGAs have made a regular evolutional leap forward in terms of new approaches and solutions for both hardware- and software developers. The FPGA Conference Europe, organized by ELEKTRONIKPRAXIS and the FPGA training center PLC2, is addressing that progress across all major manufacturers. It focusses on user-oriented, practically applicable solutions that developers can quickly integrate into… FPGA Conference Europe 2023
-
Rambus Design Summit 2023
Back for its fourth year, the Rambus Design Summit is a virtual conference focused on the key technologies critical to enabling performance and security for data center, AI/ML, automotive and IoT applications. Agenda + Abstracts Rambus Design Summit will take place over two days, with day one focusing on memory & interface solutions, and day… Rambus Design Summit 2023
-
Key MAC Considerations for the Road to 1.6T Ethernet Success
224G SerDes designs are a reality and the path to 1.6T is clearer than ever. This webinar delves into the considerations, challenges and solutions designers need to know for the MAC required for these 224G Ethernet PHY IP designs. Dive deep into the nuances of PHY/MAC layer interactions, timing considerations, and forward error correction. We will… Key MAC Considerations for the Road to 1.6T Ethernet Success
-
ISPLED 2023
TU Wien Gußhausstraße 27-29/384, Vienna, AustriaThe International Symposium on Low Power Electronics and Design (ISLPED) is the premier forum for presentation of innovative research in all aspects of low power electronics and design, ranging from process technologies and analog/digital circuits, simulation and synthesis tools, system-level design and optimization, to system software and applications.
-
Flash Memory Summit
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesWhy Attend Flash Memory Summit? Flash Memory Summit (FMS) is an all-inclusive international memory and storage showcase. It is the event for the memory and storage industry. It is the one-stop place to catch up on the latest technologies, see the hottest products, and learn about what's happening and where the latest trends are heading.… Flash Memory Summit
-
Deliver Next-gen Smartphones
Stefan Rosinger, Senior Director, Product Management – Arm About this talk Join us for a look at how the latest Arm Cortex compute cluster launched as part of Arm's Total Compute Solution 2023 can help OEMs deliver next-level immersion, AI intelligence and security while promoting greater efficiency in their mobiles, laptops, home, and wearable devices.… Deliver Next-gen Smartphones
-
CadenceLIVE India
Radisson Blu Outer King Road, Bengaluru, IndiaCadenceLIVE India 2023 will be held on August 9-10 at the Radisson Blu Bengaluru Outer Ring Road. It features peer presentations that offer solutions for today’s design challenges that will impact tomorrow’s products. CadenceLIVE brings together users, developers, and industry experts to connect, share ideas, and inspire design creativity. Attendees have the opportunity to attend… CadenceLIVE India
-
ERI 2.0 Summit
Hyatt Regency Seattle 805 Howell Street, Seattle, WA, United StatesWatch as leaders from our government agencies, the Defense Industrial Base, and prestigious universities bring unique and indispensable perspectives on our domestic semiconductor industry, national and economic security, and future research directions. The Electronics Resurgence Initiative (ERI), DARPA’s response to national-level microelectronics concerns, is designed to ensure U.S. leadership in cross-functional, next-generation microelectronics research, development,… ERI 2.0 Summit
-
MIPI A-PHY & MASS – Revolutionizing Automotive Connectivity
1) Intro - MASS introduction 2) Usage - Full chip automotive systems from peripheral to processor and vice versa. E.g.Used in Radar, LiDAR, ADAS , etc. 3) APHY - PHY& Link layer for MASS 4) PAL - Protocol adaption layer for MASS 5) App - Application Layer For MASS like CSI2,DSI2, I2C, GPIO ,Includes FUSA protocols like CSE, DSE… MIPI A-PHY & MASS – Revolutionizing Automotive Connectivity
-
Unveiling the Secrets to Proper Version Control, Seamless Data and Tool Integration, and Effective Collaboration
Overview Title: Unveiling the Secrets to Proper Version Control, Seamless Data Integration, and Effective Collaboration Date: Wednesday, August 23, 2023 Time: 10:00 AM Pacific Time Duration: 30 minutes (+15 minutes live Q/A) Join us on Wednesday, August 23rd, to learn how to master semiconductor design success as we unveil the secrets to proper version control, seamless data integration, and… Unveiling the Secrets to Proper Version Control, Seamless Data and Tool Integration, and Effective Collaboration