IP
-
User2User North America
Santa Clara Marriott 2700 Mission College Blvd, Santa Clara, CA, United StatesU2U is your opportunity to learn, grow and connect with fellow technical experts who design leading-edge products using Siemens EDA tools. U2U is focused on these areas: Analog/Mixed-Signal Verification Calibre Design Solutions & Power Integrity Analysis Digital IC Implementation Functional Design & Verification Hardware-Assisted Verification High-Level Synthesis/Verification & RTL Power Estimation/Optimization Next Gen Packaging and… User2User North America
-
Analog Layout with Thomas Parry and Tim Edwards
In this webinar we will take the comparator circuit from last time and look at how to do the layout with the 2 most used open source layout tools. We will send the link to the webinar recording to those who registered. We will cover: Creation of the transistors Layout with Magic Layout with Klayout… Analog Layout with Thomas Parry and Tim Edwards
-
CadenceLIVE Silicon Valley 2023
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesJoin us for CadenceLIVE™ Silicon Valley 2023, held on April 19-20 at the Santa Clara Convention Center. This annual user conference features peer presentations that offer solutions for today’s design challenges that will impact tomorrow’s products. CadenceLIVE brings together users, developers, and industry experts to connect, share ideas, and inspire design creativity. Attendees have the… CadenceLIVE Silicon Valley 2023
-
Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
The use of the RISC-V ISA to develop processors for SoCs is a growing trend. An important driver is the ability to customize or create ISA and micro-architectural extensions to differentiate designs across application areas including AI, machine learning, automotive, data center, mobile, and consumer. Traditionally, designing proprietary cores with the right extensions has been… Taking the Risk out of RISC-V with Fast, Architecture-Driven, PPA Optimization
-
CICC 2023
Sponsored by IEEE and SSCS, the IEEE Custom Integrated Circuits Conference – CICC – is a premier conference devoted to IC development. The conference program is a blend of oral presentations, exhibits, panels and forums. The conference sessions present original first published technical work and innovative circuit techniques that tackle practical problems. CICC is the conference… CICC 2023
-
D&R IP-SoC Silicon Valley 2023
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesWhere : Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA D&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services… D&R IP-SoC Silicon Valley 2023
-
RSAConference 2023
Moscone Center 747 Howard Street, San Francisco, CA, United StatesWhere the World Talks Security™ Don’t miss the opportunity to take your knowledge and skills to the next level at RSAC 2023. Not sure if the complete Conference experience will work with your schedule and budget? We offer several pass options—including an On Demand Pass. But hurry, our final discount ends Friday, April 21! In… RSAConference 2023
-
IP SoC Silicon Valley 23
Computer History Museum 1401 N. Shoreline Blvd, Mountain View, CA, United StatesD&R IP-SoC Silicon Valley 2023 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight their latest products and services and share their vision about the next innovation steps in the Electronic Industry.… IP SoC Silicon Valley 23
-
Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
This webinar will showcase the design, analysis, and optimization of a multi-die fabric architecture based on the next generation Arm® CoreLink™ CMN-700 interconnect, a high-performance cache coherent interconnect solution designed for complex multi-die system-on-chip (SoC), such as those found in data centers. Attendees will learn how to use the Arm CMN-700 Performance Model in Synopsys… Maximize Performance and Efficiency of Multi-die Data Center Chip Designs with Arm CoreLink CMN-700 and Synopsys Platform Architect
-
The Path to 1.6TbE with 224G Ethernet PHY IP
The need for faster and more efficient Ethernet solutions has never been greater, as the demands of high-performance computing and the rise of big data continue to grow. Join us as we explore the main challenges faced in scaling Ethernet to 1.6T and how the high-performance computing is changing the Ethernet landscape. In this webinar,… The Path to 1.6TbE with 224G Ethernet PHY IP
-
IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
The DoubleTree by Hilton 2050 Gateway Place, San Jose, CA, United StatesIEEE International Symposium on Hardware Oriented Security and Trust (HOST) is the premier symposium that facilitates the rapid growth of hardware-based security research and development. Since 2008, HOST has served as the globally recognized event for researchers and practitioners to advance knowledge and technologies related to hardware security and assurance. Rapid proliferation of computing and communication… IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
-
SemIsrael Tech Webinar
Shine Chung Chairman Attopsemi Technology Revolutionary Metal I-fuse® OTP in FinFET Tech Umesh Sisodia CEO CircuitSutra Transforming Semiconductor Design Using SystemC Based Shift-left ESL Methodologies Roger Espasa CEO & FounderSemidynamics RISC-V, Out-of-Order IP Core, Vector Unit Siddharth Ravikumar Technical Product Manager, Solido IP ValidationSiemens EDA IP, QA, Validation, analog, digital, mixed-signal Michael Seaholm Product Manager… SemIsrael Tech Webinar