-
-
What’s Behind the Infrastructure of the CORE-V Family
Automated code validation, continuous integration and test regression are cornerstones of OpenHW Group's community-based engineering process to develop and verify high-quality processor cores. OpenHW Group is deploying a state-of-the-art Test Automation and Continuous Integration environment to achieve these objectives across our diverse projects, resulting in faster development cycles with increased quality. In this webinar, Florian… What’s Behind the Infrastructure of the CORE-V Family
-
2022 IEEE Custom Integrated Circuits Conference (CICC)
Renaissace Newport Beach 4500 MacArthur Blvd, Newport Beach, CA, United StatesThe IEEE Custom Integrated Circuits Conference is a premier conference devoted to IC development. The conference program is a blend of oral presentations, exhibits, panels and forums. The conference sessions present original first published technical work and innovative circuit techniques that tackle practical problems. CICC is the conference to find out how to solve design… 2022 IEEE Custom Integrated Circuits Conference (CICC)
-
40th IEEE VLSI Test Symposium 2022
The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in the test, validation, yield, reliability, and security of microelectronic circuits and systems. Due to the COVID-19 worldwide situation, the 2022 edition of VTS will be a fully virtual interactive live event. Update: We offer an option for attendees to attend the first… 40th IEEE VLSI Test Symposium 2022
-
D&R IP SoC Silicon Valley 2022
Computer History Museum 1401 N. Shoreline Blvd, Mountain View, CA, United StatesWhen : April 26th 2022 Where : Computer History Museum 1401 N. Shoreline Blvd Mountain View, CA 94043, USA D&R IP-SoC Silicon Valley 2022 Day is the unique worldwide Spring event fully dedicated to IP (Silicon Intellectual Property) and IP based Electronic Systems. IP-SoC providers, the seed of innovation in Electronic Industry, are invited to highlight… D&R IP SoC Silicon Valley 2022
-
Improving IP Quality For Compliance
Establishing traceability is critical for many organizations — and a must for those who need to prove compliance. Using a platform approach, you can create end-to-end verification traceability for your designs, if you have the right tools. Perforce solutions help leading organizations create a single source of truth, allowing teams to create complete traceability, from… Improving IP Quality For Compliance
-
Protecting Connected IoT devices against Quantum computing threats: Post Quantum Cryptography
With Sofiane Takarabt, Program Manager of Applied Cryptography at Secure-IC Thursday, April 28, 2022 - 10:00 AM (CET) & 17:30 (CET) - 11:30 AM (EST) In a world of ubiquitous connected devices, massive exchange of sensitive data must be protected with cryptographic functions. It is also necessary to prepare for the advent of quantum computers… Protecting Connected IoT devices against Quantum computing threats: Post Quantum Cryptography
-
Adding Intelligence to Electronic Product Lifecycle using Requirements management
This Webinar will cover a methodology that can be easily integrated into the system design and systems engineering process. VisualSim Insight Engine provides an intelligent way to connect the Requirements to system specification by running Monte Carlo simulation to detect the quality, efficiency, reliability and compliance to the Requirements. You can identify areas of improvement,… Adding Intelligence to Electronic Product Lifecycle using Requirements management
-
Learn How to Improve TFT-Based Flat Panel Designs with the Unique SmartSpice 4-Terminal TFT Model
Many TFT technologies in the market today are based on 4-terminal devices. In contrast, the SPICE simulators from other vendors can only support 3-terminal TFT compact models. Although one can model a 4-terminal TFT device using a 3-terminal TFT compact model, this scenario is far from ideal, can create a burden to the modeling team,… Learn How to Improve TFT-Based Flat Panel Designs with the Unique SmartSpice 4-Terminal TFT Model
-
Formal Verification of Registers and SoC Assembly in Collaboration with Jasper™ and OneSpin™
Learn how to formally verify your design by automatically generating SystemVerilog Assertions (SVA) for your block-level register specifications, chip-level RTL, and RTL connectivity at the SoC level using ARV-Formal™.
-
Webinar: FPGA Design Architecture Optimization
The FPGA design architecture is the single most important and primary factor in achieving development efficiency, quality and reliability. The difference between a good and a bad design architecture can be about 50% of the workload and a high degree of detected and undetected bugs. Most design architectures can be improved and optimized to increase… Webinar: FPGA Design Architecture Optimization
-
Navigating the Intersection of Safety and Security
Vehicle systems and the semiconductors used within them are some of the most complex electronics seen today. Ensuring these systems are both functionally safe and secure from cyberattacks is mission critical. Join Siemens and Rambus to discuss how to secure your automotive electronics and ensure these solutions meet the requirements of ISO 26262. In this… Navigating the Intersection of Safety and Security
-
ESDA CEO Outlook & Membership Meeting
Keysight 5301 Stevens Creek Blvd, Building 5, Santa Clara, United StatesThe evening begins at the Keysight office, Thursday, April 28, at 5:00pm with the ESD Alliance Annual Membership Meeting. You'll get an overview of the past year's activities and discover what's in store for 2022. The meeting flows directly into a Welcome Reception followed by the powerful CEO Outlook. Enjoy a lively, nourishing networking reception… ESDA CEO Outlook & Membership Meeting
12 events found.