The demand for higher performance and lower power-consumption microelectronic devices has driven semiconductor technology to shrink continuously according to Moore’s Law. Furthermore, for latest technologies in nano realm, a new set of disruptive development in new structures and novel materials was introduced. Thus, defects causing semiconductor device failures have become smaller and more elusive. To… Read More »ISTFA 2022
Jointly sponsored by ACM and IEEE, ICCAD is the premier forum to explore the new challenges, present leading-edge innovative solutions, and identify emerging technologies in the electronic design automation research areas. ICCAD covers the full range of CAD topics – from device and circuit-level up through system-level, as well as post-CMOS design. ICCAD has a long-standing tradition of producing a… Read More »ICCAD 2022
The continued scaling of horizontal and vertical physical features of silicon-based complementary metal-oxide-semiconductor (CMOS) transistors, termed as “More Moore”, has a limited runway and would eventually be replaced with “Beyond CMOS” technologies. There has been a tremendous effort to follow Moore’s law but it is currently approaching atomistic and quantum mechanical physics boundaries. This has… Read More »CEDA Virtual Distinguished Lecturer Series: Anupam Chattopadhyay
TechInsights is pleased to announce that the Linley Fall Processor Conference powered by TechInsights - a Hybrid Event, will be held in Santa Clara, California on November 1-2, 2022. If you cannot attend in person, tune in to our virtual livestream or watch the presentations OnDemand at your convenience. Presentations will address processors and IP… Read More »Linley Fall Processor Conference 2022
Customers love the Synopsys Analog Design Solution and have been adopting it at a record pace. Now it's available on the cloud. Synopsys Cloud Analog Instance includes everything you need to get started quickly: software, hardware setup, training, and scripts to help setup and manage your design. Designers not only have access to a full… Read More »Analog Design on the Cloud
Data Centers face many challenges in an environment of exponentially rising data volume growth. With workload demands increasing rapidly, the need for more bandwidth and capacity continues to rise. Join us for a live webinar next week on November 2nd and hear IDC guest speaker, Jeff Janukowicz, and Rambus' Mark Orthodoxou discuss how CXL technology… Read More »How CXL Technology will Revolutionize the Data Center
Virtually co-sponsored by ICCAD 2022 on November 3, 2022! The WOSET workshop aims to galvanize the open-source EDA movement. The workshop will bring together EDA researchers who are committed to open-source principles to share their experiences and coordinate efforts towards developing a reliable, fully open-source EDA flow. The workshop will feature presentations and posters that… Read More »Workshop on Open-Source EDA Technology
Presented by the SEMI Pacific Northwest and Silicon Valley Chapters How can we extend Moore's Law and drive new capabilities in the More than Moore era? The answer lies in the technology, economics, and new opportunities in the semiconductor supply chain. Join us at the Forum on Thursday, November 3, 2022, 8–11:30am Pacific Time to… Read More »THE FUTURE OF MORE THAN MOORE—Chiplets, Advanced Packaging, and More
Join us on Thursday, November 3rd to learn how Lawrence Berkeley National Laboratory, Fermilab, and Brookhaven National Laboratory collaborated and designed a custom ASIC chip to run at extremely cold temperatures, so that it can detect neutrinos! Register Today! Here’s what you can learn: Why study neutrinos and how to detect them DUNE experiment –… Read More »How Designing a Custom ASIC Chip Will Help Scientists Detect Neutrinos From Outer Space
Learn About: Emerging advanced node design challenges and corresponding design flows and methodologies for N3/N3E, N4/N4P, N5/N5A, N6/N7, N12e, N22, and 28eF technologies Latest 3DIC chip stacking and advanced packaging processes, and innovative 3DIC design enablement technologies and solutions targeting HPC and mobile applications Updated design solutions for specialty technologies enabling ultra-low voltage, analog migration,… Read More »TSMC 2022 EU OIP Ecosystem Forum
Onsite registration may be limited, register now to be sure to get admission. The 2022 IEEE SA Ethernet & IP @ Automotive Technology Day (E&IP@ATD) is the premier venue for automobile manufacturers, suppliers, semiconductor vendors, tool providers, engineers, scientists, educators, and the media to share ground breaking ideas along with implementation strategies and applications related… Read More »Ethernet & IP @ Automotive Technology Day
Functional ECOs (engineering change orders) are an important part of the design cycle, enabling design teams to respond quickly to frequent, unexpected, and last-minute register-transfer logic (RTL) functional changes. ECOs are unavoidable, however, they are necessary to fix functional verification bugs or to add critical new features, which enable designers to deliver products with minimal… Read More »Achieving Fast Turnaround Time of Functional ECOs with Synopsys Formality ECO
We have put together a webinar on November 10th titled: Accelerated development in Automotive E/E Systems using VisualSim Architect . We will provide an introduction to the available features and utilities in VisualSim architect for Automotive Networking, Hardware ECU and Software design exploration. We will present use cases in ADAS, braking, FuSa, AI accelerator enhanced… Read More »Accelerated development in Automotive E/E Systems using VisualSim Architect
Writing code is easy. Reading code is hard. Maintaining code is hard. Writing "good" code is hard. So what's "good code"? Don't despair: the software engineering community has come up with tons of practical solutions! Now it's time to apply them to your next Python verification project with cocotb. In this talk, we'll look at… Read More »Engineering best practices for Python-based testbenches with cocotb
Come see your friends and colleagues, explore incredible learning experiences in HPC, and walk the exhibit floor! There are several registration options available. Choose the one that’s right for you. We look forward to seeing you in Dallas or via the Digital Experience.
SEMICON Europa 2022 is co-located with electronica in Munich, Germany creating the strongest single event for electronics manufacturing in Europe, and broadening the range of attendees across the electronics chain. - Top-notch Keynotes - Market Trends - Exhibition - Networking - Advanced Packaging Forum / Fab Management Forum - ITF Beyond 5G -powered by imec… Read More »Semicon Europa
Signal integrity/power integrity (SI/PI) are top priorities for engineers designing today’s high-speed, high-density circuit boards. Faster signoff of designs can be achieved by uncovering signal SI/PI issues early in the design process. This webinar will highlight three key issues engineers need to overcome to sign off on high-speed PCB designs: serial link compliance (SerDes), power… Read More »Three Issues Every EE Needs to Overcome to Sign Off on High-Speed PCB Designs
Application-specific instruction set processors (ASIPs) have established themselves as an important implementation option for modern SoCs, i.e. when standard processor IP cannot meet challenging application-specific requirements, and fixed hardware is not flexible enough. Synopsys’ ASIP Designer is the market leading tool for ASIP design, verification and programming, and is used by leading companies around the… Read More »ASIP University Day 2022
Join our online TCAD Seminar to learn about the application of Synopsys TCAD solutions to accelerate the research, development, and optimization of semiconductor technologies. The seminar sessions cover all major semiconductor technologies, from advanced logic and memory to analog, and power electronics. The solutions presented in this event are based on the industry-standard Sentaurus TCAD… Read More »TCAD Seminar 2022
The Asian Test Symposium (ATS) provides an open forum for researchers and industrial practitioners from all countries of the world to exchange innovative ideas on system, board, and device testing with design, manufacturing, and field consideration in mind.
CadenceLIVE Europe 2022 will be held on November 21-22 at the Hilton Munich Park hotel. It will feature peer presentations that offer solutions for today’s design challenges that will impact tomorrow’s products. CadenceLIVE brings together users, developers, and industry experts to connect, share ideas, and inspire design creativity. Attendees will have the opportunity to attend captivating… Read More »CadenceLIVE Europe 2022
SemIsrael Expo 2022 is the premier professional semiconductor event in Israel. The event brings together hundreds of Israeli semiconductor professionals from all fields and aspects of the semiconductor industry. The Expo will host some 750 semiconductor professionals from all the Israeli semiconductor community; local fabless & startups, local R&D offices of multinationals and IDMs, foundries,… Read More »SEMISRAEL Expo 2022
Advancements in memory technology are fueling rapid growth in big data applications across AI, 5G, Automotive, and HPC. These demanding applications create many challenges for memory designers. Some long-standing challenges are exacerbated, while the latest technology nodes have introduced some new ones. At Synopsys, there is a corporate-wide commitment to developing broad-based solutions that address these challenges. Why… Read More »Memory Technology Symposium
With the popularity of the RISC-V open architecture, many companies are looking for Verification Strategies for developing their own cores or how to verify their integration into a subsystem or SoC. Time Session Description Slides Videos 12.00 GMT Welcome and Introduction Mike Bartley, Senior Vice President – VLSI Design, Tessolve 12.05 GMT RISC-V processor verification… Read More »RISC-V Verification Strategies
IP-SoC 2022 will be the 25th edition of the working conference fully dedicated to IP (Silicon Intellectual Property) and IP based electronic systems. The event is the annual opportunity for IP providers and IP consumers to share information about technology trends, innovative IP SoC products, Breaking IP/SoC News, Market evolution and more. The Grenoble event… Read More »IP-SoC Conference 2022
Finite Impulse Response (FIR) filters are widely used in communication, consumer electronics, and many other digital signal process (DSP) applications. A FIR filter includes a complex pipelined datapath based on arithmetic functions such as multipliers with its output at any given time depending on the previous state. Exhaustive verification of an FIR filter is important… Read More »Formal Validation of a Datapath Pipelined Design with VC Formal
Formal proofs of end-to-end properties can be a very valuable contribution to RTL sign-off and yet are often the most difficult to achieve. In this webinar Doulos Senior Member Technical Staff, Doug Smith will explore some practical ways of dealing with inconclusive formal proofs when using the Jasper Formal Verification Platform by Cadence. This includes the use of… Read More »Dealing with Inconclusive Formal Proofs
EEE International Electron Devices Meeting (IEDM) is the world’s preeminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the flagship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for… Read More »IEDM