-
SystemC Evolution Day 2023
Holiday Inn Munich - City Centre Hochstraße 3, Munich, GermanyWorkshop on the Evolution of SystemC Standards: 16 November 2023 The eight SystemC Evolution Day is a full-day, technical workshop on the evolution of SystemC standards to advance the SystemC ecosystem. In several in-depth sessions, selected current and future standardization topics around SystemC will be discussed in order to accelerate their progress for inclusion in… SystemC Evolution Day 2023
-
Formal Verification Conference: Osmosis 2023
Holiday Inn City Center Hochstraße 3, Munich, GermanyElevate your success with osmosis 2023 Osmosis is about sharing success in using formal techniques to solve verification challenges, and networking with our R&D experts and other attendees. As such, we have put together the following conference program covering a wide range of formal verification topics – along with delivering sneak-previews of our future product… Formal Verification Conference: Osmosis 2023
-
Boost SoC debug and analytics with embedded software and smart monitors
On-chip monitors and debug structures can dramatically simplify debug, validation, analytics, and optimization of complex SoCs. Such monitors are often accessed by software executing on an external host or debugger via USB or JTAG. In this webinar, we will demonstrate how embedded software running on the target silicon for many use cases provides a superior alternative… Boost SoC debug and analytics with embedded software and smart monitors
-
Enabling Electromagnetic Simulations with Encrypted Components
High-fidelity simulations in the ever-widening realm of complete systems analysis requires incorporating vendor-supplied models for accuracy. However, vendors are reluctant to share their proprietary intellectual property. Cadence enables the ecosystem and supports model creators by allowing them to encrypt their geometries and protect their IP while sharing them with their customers for simulation. This webinar will… Enabling Electromagnetic Simulations with Encrypted Components
-
Webinar Series | RISC-V Ready for Prime Time?
Join us for session II of our webinar series where we delve into the intricacies of RISC-V core integration and explore strategies to overcome the unique verification challenges that design and verification engineers encounter along the way. Whether you're an engineer looking to enhance your understanding of RISC-V or a technology enthusiast keen on staying… Webinar Series | RISC-V Ready for Prime Time?
-
System Simulation of Versal ACAP Designs
AVersal ACAP, developed by Xilinx/AMD, is a groundbreaking adaptable platform composed of AI Engine (AIE), Processing System (PS), Programmable Logic (PL), Network on Chip (NoC) and a wide range of hardened domain-specific IPs. Versal ACAP enables the efficient execution of complex algorithms and accelerates workloads, including machine learning, embedded computing, and high-performance computing. In this… System Simulation of Versal ACAP Designs
-
Latest Innovations and Updates in ASICs
In this webinar Jeff DiCorpo & Matt Venn will delve into the latest ASIC developments, including the game-changing OpenFrame – a new Caravel version expanding your design possibilities by 50%. Topics Include: - OpenFrame - a new version of Caravel that gives 50% more area - GPIO configuration questions - The new cocotb testing framework… Latest Innovations and Updates in ASICs
-
RTL Power Optimization: Applying Best Practices to Overcome Low-Power Design Challenges
Designers face enormous challenges for low-power designs. Whether it is IoT at the edge, AI in the datacenter, robotics or ADAS, the demand for increased functionality in SoCs is rapidly outpacing the power budget. Power must be considered at every stage of chip design including performance, reliability and packaging. Waiting to address power until late… RTL Power Optimization: Applying Best Practices to Overcome Low-Power Design Challenges
-
Silvaco UseRs Global Event (SURGE) 2023 – EMEA
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will… Silvaco UseRs Global Event (SURGE) 2023 – EMEA
-
Silvaco UseRs Global Event (SURGE) 2023 – Taiwan/Singapore
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will… Silvaco UseRs Global Event (SURGE) 2023 – Taiwan/Singapore
-
FPGA Frontrunner Meet & Greet
Thales 350 Longwater Avenue, Reading, United KingdomThe FPGA Front Runners event will be hosted by Thales at their venue in Reading. The event will focus on “Security at System Level, and what security features we need in our FPGA to support this”. If you are interested in speaking at this event please email mike.bartley@techworks.org.uk Topics for talks: What is Security in FPGA-based… FPGA Frontrunner Meet & Greet
-
Silvaco UseRs Global Event (SURGE) 2023 – Japan
Silvaco UseRs Global Events (SURGE) bring together users, developers, and industry experts of the EDA, IP, and TCAD communities to understand new semiconductor technologies, innovative applications, and techniques for realizing advanced designs. Presentations A variety of presentations will cover semiconductor device simulation, circuit design and verification, and IP design. Roadmaps and exciting technology updates will… Silvaco UseRs Global Event (SURGE) 2023 – Japan
12 events found.