-
Essential Steps to Simplify VHDL Testbenches Using OSVVM
This “Getting Started” webinar focuses on the first, essential steps you need to take when looking to improve your VHDL testbench approach. In this webinar we examine transaction-based testing, self-checking tests, messaging, reports, and Open Source VHDL Verification Methodology (OSVVM) helper utilities. The “transaction” in transaction-based testing is just a fancy word for an… Essential Steps to Simplify VHDL Testbenches Using OSVVM
-
SiFive RISC-V Day
Hilton Bangalore Embassy GolfLinks Embassy Golf Links Business Park, Bangalore, IndiaLeadership in the RISC-V Era: India's Exciting New Opportunity Join SiFive for an informative afternoon session, featuring key thought leaders in the fast -growing global RISC-V ecosystem. Krste Asanovic, inventor of RISC-V and SiFive founder will be joined by academic and business leaders to provide an overview of RISC-V and the latest advances as well as… SiFive RISC-V Day
-
ISSCC 2024
San Francisco Marriot Marquis 780 Mission Street, San Francisco, CA, United StatesThe International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.
-
SPICE-accurate variation-aware verification best practices with Solido AI-powered technologies
The demand for Custom ICs is on the rise globally along with high proliferation of semiconductor content. Higher requirements on power, performance, area, and yield, as well as other factors such as advanced process nodes and mission-critical applications have increased the need for accurate verification across process, voltage, and temperature corners, as well as local… SPICE-accurate variation-aware verification best practices with Solido AI-powered technologies
-
DVClub India – Using AI/ML in Design Verification
Cadence, Bengaluru Sarjapur Outer Ring Road, Bengaluru, IndiaThis DVClub consider how we can save time and effort whilst improving time-to-market through the application of AI/ML to verification. Venue – Cadence Design System, Bengaluru & Online Time Session 15:00 GMT Welcome and introduction - Mike Bartley, Tessolve 15:00 GMT Cadence 16:00 GMT Tessolve 16:30 GMT TBD 17:00 GMT Close About DVClub The principal… DVClub India – Using AI/ML in Design Verification
-
Intel Foundry Services (IFS) Direct Connect
San Jose Convention Center 150 W San Carlos Street, San Jose, CA, United StatesJoin us virtually to hear Pat Gelsinger and Stu Pann discuss progress in delivering the world's first Systems Foundry for the AI Era to meet the ever-expanding demands of the Siliconomy. The keynote will feature special appearances by U.S. Secretary of Commerce Gina M. Raimondo and Microsoft Chairman and CEO Satya Nadella. Be sure to stick… Intel Foundry Services (IFS) Direct Connect
-
Comprehensive CXL 3.0 Verification Solution for High-Bandwidth and Low-Latency Connectivity
Join us for a deep dive into the most comprehensive CXL Verification IP solution available in the market that targets 1.1, 2.0 and 3.0, Siemens Avery CXL Verification IP. Compute Express Link (CXL) is an open industry-standard interconnect offering coherency and memory semantics using high- bandwidth, low-latency connectivity between host processor and devices such as… Comprehensive CXL 3.0 Verification Solution for High-Bandwidth and Low-Latency Connectivity
-
Phil Kaufman Award & Banquet
The GlassHouse 2 S Market Street, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was established as a tribute to Phil Kaufman, the late industry pioneer who turned innovative technologies into commercial businesses that have benefited electronic designers. DR. LAWRENCE… Phil Kaufman Award & Banquet
-
SPIE Advanced Lithography + Patterning
San Jose Convention Center 150 W San Carlos Street, San Jose, CA, United StatesAttend and hear research, challenges, and breakthroughs as you gather with colleagues in San Jose Join other leading researchers who are solving challenges in optical and EUV lithography, patterning technologies, metrology, and process integration for semiconductor manufacturing and adjacent applications. Five days of exciting content and connecting with your community Plenary talks Technical presentations Networking… SPIE Advanced Lithography + Patterning
-
MWC 2024
Fira Gran Via 08038, Barcelona, SpainWhere technology, community and commerce converge MWC Barcelona is the largest and most influential event for the connectivity ecosystem. Whether you’re a global mobile operator, device manufacturer, technology provider, vendor, content owner, or are simply interested in the future of tech, you need to be here. Why? Because it’s the one time of year where… MWC 2024
-
Synopsys Technical Forum 2024
San Jose Marriott 301 S Market Street, San Jose, CA, United StatesPlease join us for our in-person Synopsys Technical Forum, taking place during SPIE Advanced Lithography + Patterning 2024. Attendees will learn about the latest industry trends along with Synopsys Manufacturing's mask synthesis, mask data prep, and lithography simulation solutions. The Tech Forum is peer-to-peer, giving you the opportunity to hear how your lithography colleagues have… Synopsys Technical Forum 2024
-
From code to solution: tools and tactics for aerospace fault code troubleshooting
Join us in this insightful webinar as we delve into the world of aerospace and defense electrical fault code troubleshooting, unveiling the power of Capital™ Service Explorer. Discover innovative strategies to diagnose issues swiftly, minimizing downtime and optimizing product performance. Explore real-world examples showcasing how Capital Service Explorer facilitates the identification of commonalities among multiple… From code to solution: tools and tactics for aerospace fault code troubleshooting
12 events found.