Skip to content
Loading Events

« All Events

  • This event has passed.

What’s New About Virtuoso Layout Suite?

March 12 @ 10:00 am - 11:00 am PDT

Cadence, March 2024
Accelerate Layout Creation with Automated Place and Route in Virtuoso Studio

How can you cut down custom layout implementation from days to minutes? Custom device-level automated place and route (APR) for advanced nodes has very different requirements than mature node chip assembly routing. With our new unified APR flow-based user interface integrating the various automation engines in Virtuoso Studio, device-level layout, standard cells and blocks, chip assembly, and memory can automatically be designed from the same interface using the right tool underneath for the right job.

By including an intuitive spreadsheet-style constraint management interface, pre-routing checkers, and support for custom routing constraints, all layout users will find APR technology easy to use, not just the expert ones. In this webinar, we will showcase the following flows:

  • Custom device-level APR for advanced node
  • Standard cell APR for custom digital designs leveraging seamless integration of Innovus Implementation System’s GigaPlace placement engine and NanoRoute routing engine
  • Chip assembly and specialty routing for mature nodes

Automating the placement and routing of custom and analog designs with thousands of nets lets you finish the layout in minutes!

Webinar #1: March 12
Accelerate Layout Creation with Automated Place and Route in Virtuoso Studio

Webinar #2: March 19
Saving on Signoff Effort with iPegasus Verification System for Virtuoso Studio – In-Design DRC and Fill

Webinar #3: April 4
Maximizing the Benefits of Virtuoso Layout Suite XL

Webinar #4: April 10
Finding Hidden Treasures to Accelerate Routing Your Layout

Details

Date:
March 12
Time:
10:00 am - 11:00 am PDT
Event Categories:
,
Event Tags:
,
Website:
Event Website

Organizer

Cadence
View Organizer Website

Leave a Reply

Your email address will not be published. Required fields are marked *