IP
Latest Past Events
The UCIe™ 1.1 Specification: Future Applications of Chiplets
Presenter: Dr. Debendra Das Sharma, UCIe Consortium Chairman and Intel Senior Fellow, Chief Architect of I/O Technology and Standards at Intel The UCIe™ (Universal Chiplet Interconnect Express™) 1.1 Specification was released… The UCIe™ 1.1 Specification: Future Applications of Chiplets
Proactively Address Thermal Concerns in Advanced IC Packages
The heterogeneous integration of chips and chiplets in IC packages is all the rage as we face “More than Moore” performance challenges. While these innovative design practices successfully address performance… Proactively Address Thermal Concerns in Advanced IC Packages
Mapping signal processing algorithms on AMD-Xilinx Versal to meet timing and power constraints
In this Webinar, we will focus on the performance-power-area trade-off in implementing signal processing algorithms on Xilinx FPGA by partitioning the tasks of the algorithms onto the processors, logic and… Mapping signal processing algorithms on AMD-Xilinx Versal to meet timing and power constraints