-
Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
System designers face increasing challenges to meet technical specification and time-to-market requirements. While process nodes continue to shrink, the complexity of packages continue to grow. Large pin counts of flipped and rotated ICs may accidentally lead to I/O misalignment between die and package. Consequently, disjointed design tools and flows provide a serious risk for product… Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
-
How Static and Dynamic IR Drop Analysis Can Help PCB Designs Challenges
As boards become smaller and faster, the environment for thermal issues becomes increasingly challenging. The thermal management of significant resistive losses in PCB and package structures is critical, especially because these resistive losses are also temperature-dependent, making dynamic and static IR drop analysis crucial in addressing the performance and capacity challenges of such designs. Join… How Static and Dynamic IR Drop Analysis Can Help PCB Designs Challenges
-
Functional Verification to Fault Simulation: Considerations and Efficient Bring-Up
Electronic systems in automobiles are growing rapidly in size, complexity, and critical functionality. As a result, functional safety verification is emerging as an essential requirement for automotive SoC and IP designs. In order to assure that even the most stringent safety standards are met at a faster pace, comprehensive and fast fault injection and simulation… Functional Verification to Fault Simulation: Considerations and Efficient Bring-Up
-
Debugging Features of UVM
A UVM testbench is a large and complex piece of software. At some stage, like any other large and complex piece of software, a verification environment written using UVM is going to require debugging. There are various debugging features built into UVM to help with this. In this webinar, Doulos Senior Member Technical Staff, Doug… Debugging Features of UVM
-
TSMC 2022 Technology Symposium – North America
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesA Technology Symposium (In-Person Event) Date: June 16, 2022 (Thursday) Time: 8:30a.m. - 5:05p.m. Venue: Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA 95054 NA Technology Symposium (Online VOD Event) Date: June 30, 2022 (Thursday) Website link to be announced in June Get the latest on: TSMC's smartphone, HPC, IoT, and automotive… TSMC 2022 Technology Symposium – North America
-
Large-Scale and Accurate Density Functional Theory (DFT) Simulations with QuantumATK
Join this Synopsys webinar to learn how to perform large-scale, accurate and reliable Density Functional Theory (DFT) simulations with the QuantumATK platform: Discover how to perform accurate and reliable large scale DFT simulations even at the hybrid functional level - with Linear Combination of Atomic Orbital basis set using modest computational resources. Learn how to… Large-Scale and Accurate Density Functional Theory (DFT) Simulations with QuantumATK
-
Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
System designers face increasing challenges in meeting technical specifications and time-to-market requirements. While process nodes continue to shrink, the complexity of packages continues to grow. Large pin counts of flipped and rotated ICs may accidentally lead to I/O misalignment between die and package. Consequently, disjointed design tools and flows create a serious risk of product… Increase Efficiency and Reduce Risks with IC and Package Co-Design Flows
-
OSVVM’s Test Reports and Simulator Independent Scripting
According to the 2020 Wilson Verification Survey FPGA verification engineers spend 46% of their time debugging. As a result, we need good scripting to simplify running tests and good reports to simplify debug and help find problems quickly. Scripting can be complicated no matter what language – particularly with EDA tools that need to stay… OSVVM’s Test Reports and Simulator Independent Scripting
-
ASYNC 2022 Summer School: Physical Design
The steering committee of the IEEE ASYNC symposium is organizing a summer school on asynchronous design. The goal of the school is to teach asynchronous chip design to students and practitioners interested in digital hardware design. Participants will learn how to design asynchronous circuits at the behavioral level, gate level, and physical design level using… ASYNC 2022 Summer School: Physical Design
-
TSMC 2022 Technology Symposium – Europe
Hilton Amsterdam Airport Schiphol Schiphol Boulevard 701 Amsterdam, Amsterdam, NetherlandsEurope Technology Symposium (In-Person Event) Date June 20, 2022 (Monday) Time 8:30a.m. - 4:50p.m. Venue Hilton Amsterdam Airport Schiphol Schiphol Boulevard 701Amsterdam,1118BN Netherlands Israel Technology Workshop (In-Person Event) Date June 28, 2022 (Tuesday) Time 9:30a.m. - 4:30p.m. Venue Daniel Herzliya Hotel Ramat Yam St 60, Herzliya, Israel Europe Technology Symposium (Online VOD Event) Date June… TSMC 2022 Technology Symposium – Europe
-
Leti Innovation Days
Minalogic 3 PARV Louis Neel, Grenoble, FranceThe chip shortage has brought with it an extraordinary boost to Moore's Law. Discover policy maker and tech leader strategic decisions on downscaling, "More than Moore electronics" and other future technologies for components. Identify key emerging technologies to grow your business. Plenary Session A plenary session will gather high-level keynote speakers to discuss novel tech strategies… Leti Innovation Days
-
Writing UVM/SystemVerilog Testbenches for Analog/Mixed-Signal Verification
Learn how to write UVM testbenches for analog/mixed-signal circuits. UVM (Universal Verification Methodology) is a framework of standardized SystemVerilog classes to build reusable and scalable testbenches for digital designs, and it can be extended to verifying analog circuits simply by using a fixture module that generates analog stimuli and measures analog responses with Scientific Analog's… Writing UVM/SystemVerilog Testbenches for Analog/Mixed-Signal Verification
12 events found.