-
Formal Verification for non-specialists
Is formal verification ready for general use or do you need a PhD to use it? Larger companies continue to recruit formal PhDs into their verification teams while other less-qualified engineers seem reluctant to go beyond simplified formal "apps". So, what is the truth of the matter? Can non-specialist engineers become productive with formal? In… Formal Verification for non-specialists
-
SystemC Evolution Fika – Parallelization of SystemC simulations
In 2022 we are continuing the SystemC Evolution by organizing a series of online workshops to discuss the latest SystemC developments and applications. We refer to these workshops as fikas, to honor the fika tradition of sharing a coffee, slowing down a bit, and talking about things that we care about. Organization Team Ola Dahl, Ericsson… SystemC Evolution Fika – Parallelization of SystemC simulations
-
Design Automation WebiNar (DAWN)
We are thrilled to announce Design Automation WebiNar (DAWN) to drive research momentum and ensure our community remains at the cutting edge. Different from conventional keynote and individual speaker webinars, DAWN is a special-session-style webinar. DAWN is formed by multiple presentations on focused topics by leading experts in our community. Due to the outbreak of coronavirus (COVID-19), almost all… Design Automation WebiNar (DAWN)
-
The Changing Landscape of Automotive Electronics
The automotive industry is undergoing a seismic shift. Supply chain constraints, software defined architectures, functional safety requirements, and the changing dynamics between OEMs, Tier 1s and semiconductor companies, are driving the industry to seek innovative ways to approach new challenges. Join us on Tuesday, April 12th, 2022, for a special panel discussion as we review… The Changing Landscape of Automotive Electronics
-
Design Methodology for Building Power Efficient RTL
The growth of semiconductor industry hinges on the fact that with every new generation, chips would have higher performance and consume less power. However, we are witnessing that scaling through Moore’s law does not automatically translate to efficiency gains in terms of energy anymore. That’s why regardless of the application area - networking, computation, or… Design Methodology for Building Power Efficient RTL
-
Methodics User Group (MUG) – April 12, 2022
If your company uses 3rd party IP in their design process, it is important to consider how you will manage them to extract maximum leverage. Having a central library and consistent processes for managing both internal and 3rd party IP is vital step to get the most your investment. Learn how you can optimize 3rd… Methodics User Group (MUG) – April 12, 2022
-
Synopsys Parasitic Extraction – Interconnect 2022
Why Attend? Join us at the upcoming SPEX-I 2022 Workshops to learn about the latest features and flows to address signoff parasitic extraction challenges for advanced digital SoC designs or complex custom designs using Synopsys’ StarRC™ solution. In this workshop, we will discuss key methods to improve design convergence, demonstrate newer technologies to improve TAT,… Synopsys Parasitic Extraction – Interconnect 2022
-
In-Design EM Analysis for Microwave/RF Design and Verification Workflows
Overview 3D finite element method (FEM) and 3D planar method of moments (MoM) have become a standard design practice for ensuring the accuracy of the overall network simulation. However, without proper setup and use of electromagnetic (EM) analysis tools to define the structure and RF excitation (ports), designers can experience erroneous simulation results and/or excessively… In-Design EM Analysis for Microwave/RF Design and Verification Workflows
-
Running CDC Analysis with Xilinx Parameterized Macros
Designing FPGAs that use a single clock domain is a luxury that very few of us have. Modern FPGA designs must cope with multiple clocks running at different frequencies, very often asynchronous to each other, and still be expected to work reliably. Xilinx Parameterized Macros (XPM) can be used to implement CDC, FIFO and BRAM… Running CDC Analysis with Xilinx Parameterized Macros
-
CHIPS Alliance Spring Event
The CHIPS Alliance holds workshops in various locations throughout the year, based upon the needs of our project and members. Members of the CHIPS Alliance receive a number of complementary passes each year, based upon their membership level. Date: April 19, 2022 at 8 a.m. PT Schedule: Welcome / Opening Remarks: Rob Mains, CHIPS Alliance Chisel/FIRRTL… CHIPS Alliance Spring Event
-
Linley Spring Processor Conference 2022
Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara, CA, United StatesTechInsights is pleased to continue the semi-annual Linley Processor Conferences, established more than a decade ago. This year, the Linley Spring Processor Conference will return to Santa Clara on April 20-21, 2022 with a new hybrid format; if you can’t attend in person, you can tune in to our virtual livestream. Presentations will address processors… Linley Spring Processor Conference 2022
-
Rapidly Scale and Reduce Time-to-Market for Your Designs with Synopsys Cloud
Presented by Sridhar Panchapakesan, Director, Program Management, Synopsys; Giancarlo DiPasquale, Sr Technical Specialist, Microsoft Talk Cloud has democratized access to increasing compute power by lowering barriers to entry, creating the flexibility to scale elastically, and enabling distributed workloads. But there is more to moving EDA to the cloud than simply swapping on-prem hardware for cloud;… Rapidly Scale and Reduce Time-to-Market for Your Designs with Synopsys Cloud
12 events found.