-
FPGA Design/Verification: Randomization
Randomization is very important for modern verification. Still, very few designers apply randomization sufficiently in their testbenches. This means they are missing out on a very important method for finding… FPGA Design/Verification: Randomization
-
Phil Kaufman Award Ceremony & Banquet
The GlassHouse 2 S Market Street, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was… Phil Kaufman Award Ceremony & Banquet
-
Advantest VOICE 2022
OMNI Scottsdale Resort Scottsdale, AZ, United StatesVOICE Registration is sold out and the event is at full capacity. We apologize for any inconvenience. VOICE is a developer conference, created by test engineers for test engineers. Each… Advantest VOICE 2022
-
Embedded Vision Summit
Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA, United StatesThe premier event for practical, deployable computer vision and visual AI, for product creators who want to bring visual intelligence to products. The Summit attracts a global audience of technology… Embedded Vision Summit
-
Writing C/C++ Models for Efficient Datapath Validation Using VC Formal DPV
Wednesday, May 18, 2022 | 10:00 - 11:00 a.m. Pacific AI, Graphics, CPU, and many modern designs have arithmetic intensive blocks that are hard to verify with traditional techniques. Synopsys… Writing C/C++ Models for Efficient Datapath Validation Using VC Formal DPV
-
Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0
The Peripheral Component Interconnect Express (PCIe®) high-speed interface has become the standard for computer expansion cards due to its high bandwidth combined with manageable component costs. However, the latest PCIe… Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0
-
FPGA Design/Verification: Code, Functional and Specification Coverage
Functional coverage is often mentioned together with constrained-random verification, and this is a great combination. However, functional coverage is also very useful even if you have no randomization at all.… FPGA Design/Verification: Code, Functional and Specification Coverage
-
IEEE ISPSD 2022
Marriott Pinnacle Downtown Hotel Vancouver, BC, CanadaThe IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD) is the premier forum for technical discussions in all areas of power semiconductor devices and power integrated circuits. Topics… IEEE ISPSD 2022
-
European Test Symposium 2022
Casa Convalescencia Barcelona, SpainThe IEEE European Test Symposium (ETS) is Europe’s premier forum dedicated to presenting and discussing scientific results, emerging ideas, applications, hot topics and new trends in the area of electronic-based… European Test Symposium 2022
-
A Faster Path to Analog Layout
Pulsic Webinars are back! Fast forward to the future of analog layout with this Mark Waller's webinar. In this webinar you will learn how to shrink your design time by… A Faster Path to Analog Layout
-
Automotive Cyber-Security: Off-board and On-board, standards and technologies
This webinar will help you understand: • The different standards that exist and why is compliance so important? • How to protect against tampering attacks? • What is lifecycle security… Automotive Cyber-Security: Off-board and On-board, standards and technologies
-
Versal ACAP Workshop Online
The Xilinx Versal ACAP platform is multi-featured, offering unprecedented system level performance and integration. This informative workshop (delivered in 2 half day sessions) is a comprehensive and practical introduction to… Versal ACAP Workshop Online
12 events found.