Skip to content

Marketing EDA

Freelance EDA Consultant
  • Home
  • About
  • Events
  • Clients
  • Services
  • Blogs
    • Marketing EDA
    • SemiWiki.com
    • ChipDesignMag.com
  • DAC Trip Reports
    • DAC 2025
    • DAC 2024
    • DAC 2023
    • DAC 2022
    • DAC 2021
    • DAC 2020
    • DAC 2019
    • DAC 2018
    • DAC 2017
    • DAC 2016
    • DAC 2015
    • DAC 2014
    • DAC 2013
    • DAC 2012
    • DAC 2011
    • DAC 2010
  • Contact

Marketing EDA

Freelance EDA Consultant
  • Home
  • About
  • Events
  • Clients
  • Services
  • Blogs
    • Marketing EDA
    • SemiWiki.com
    • ChipDesignMag.com
  • DAC Trip Reports
    • DAC 2025
    • DAC 2024
    • DAC 2023
    • DAC 2022
    • DAC 2021
    • DAC 2020
    • DAC 2019
    • DAC 2018
    • DAC 2017
    • DAC 2016
    • DAC 2015
    • DAC 2014
    • DAC 2013
    • DAC 2012
    • DAC 2011
    • DAC 2010
  • Contact
12 events found.

Events Search and Views Navigation

Event Views Navigation

  • List
  • Month
  • Day
Today
  • November 2021

  • Fri 5
    November 5
    November 5, 2021 @ 8:00 am - 11:30 am PDT

    Wafers to Wall Street—The Road Forward: Look at Technology and the Emerging Trends Affecting Growth

    Biamp Systems 9300 SW Gemini Dr., Beaverton, OR, United States

    A Look at Technology and the Emerging Trends Affecting Growth Over the past year, we have seen major companies continue to make significant, impactful investments in their operations as they look to meet market demand. Join Industry and Wall Street Experts for an in-person forum to discuss the various facets driving current growth, semiconductors’ future… Wafers to Wall Street—The Road Forward: Look at Technology and the Emerging Trends Affecting Growth

  • Tue 9
    Cadence November 9
    November 9, 2021 @ 10:00 am - 11:00 am PST

    Boost LPDDR5 Verification from IP to System Level

    Overview Low power DRAM is being adopted in a wide array of markets, including automotive, PCs and networking systems built for 5G and AI applications. The specification complexity is increasing to meet higher bandwidth, better performance and extended latencies for multiple use cases. Ensuring that JEDEC low-power double data rate 5 (LPDDR5) specification and overall… Boost LPDDR5 Verification from IP to System Level

  • Tue 9
    rambus siemens
    November 9, 2021 @ 10:00 am - 11:00 am PST

    CXL and IDE: Important Considerations of Protecting High Speed Interconnects

    In a few short years, CXL (Compute Express Link) has evolved from an idea to a rapidly proliferating low latency interconnect standard being adopted into data centers, high performance computing, and cloud computing. However, as the adoption has increased, so has the security threat model users face. To address this, the CXL 2.0 standard has… CXL and IDE: Important Considerations of Protecting High Speed Interconnects

  • Tue 9
    Methodics User Group
    November 9, 2021 @ 10:00 am - 11:00 am PST

    Methodics User Group – November

    Join our monthly session with Methodics IPLM experts and other users for open discussion, Q&A, and product demos. Next Session: November 9 | 1:00 P.M. EST Each 45-minute session offers a new opportunity to: Learn/share best practices. Interact with and learn from other users. Have Q&A time with our product experts on usage and methodology.… Methodics User Group – November

  • Tue 9
    SEMI - Texas
    November 9, 2021 @ 10:00 am - 12:00 pm UTC-6

    Workforce Shortages—Meeting Challenges for the Semiconductor Industry

    As demand for semiconductors is increasing, foundries and other makers of chips are expanding their manufacturing capacities. With new fabs bringing thousands of new jobs to the US, Texas is ready to secure many of those positions. Where will we find the talent to fill the upcoming surge of engineering and technical personnel needed to support our… Workforce Shortages—Meeting Challenges for the Semiconductor Industry

  • Wed 10
    Jasper User Group 2021
    November 10, 2021 @ 8:00 am - November 11, 2021 @ 5:00 pm PST

    Jasper User Group 2021

    It’s time for our annual formal verification user group CadenceCONNECT: Jasper User Group 2021. This in-depth technical conference connects designers, verification engineers, and engineering managers from around the world to share the latest design and verification practices based on Cadence® JasperGold® formal verification technologies and methodologies. This user group  has become the premier industry event for formal experts… Jasper User Group 2021

  • Wed 10
    SNPS SIlver
    November 10, 2021 @ 8:30 am - 11:00 am PST

    Virtual Prototyping Day – Silver: Accelerate Your Innovation with Virtual ECUs

    Synopsys invites you to the Virtual Prototyping Day – Silver, a virtual event on virtual ECUs and applications in automotive software development. Users share their experiences with the latest techniques and methodologies using Synopsys Silver virtual ECUs. Attendees will learn about how Silver supports new trends and industry standards in automotive with presentations by Daimler,… Virtual Prototyping Day – Silver: Accelerate Your Innovation with Virtual ECUs

  • Wed 10
    Enabling Effective Design & Layout Collaboration for Next Generation Analog and Mixed-Signal Designs
    November 10, 2021 @ 10:00 am - 10:40 am PST

    Enabling Effective Design & Layout Collaboration for Next Generation Analog and Mixed-Signal Designs

    Analog designers appreciate the importance of tight communication between layout and design teams, yet with geographically dispersed teams this can be a big challenge. Close collaboration between circuit designer and layout designer is essential for creating high-quality analog layouts. With this close connection and sharing feedback in a consistent way, analog designers can be sure… Enabling Effective Design & Layout Collaboration for Next Generation Analog and Mixed-Signal Designs

  • Wed 10
    Synopsys, NOvember 10, 2021
    November 10, 2021 @ 1:00 pm - 2:00 pm PST

    The Evolution of Process TCAD in Semiconductor R&D and Manufacturing

    Shela Aboud, Ph.D., Synopsys Today, nearly every aspect of an integrated circuit is designed using EDA software. Technology computer aided design (TCAD) tools are used for modeling front-end-of-line manufacturing, including the fabrication and electrical characterization of individual transistors. I will discuss how TCAD has evolved to keep up with technology evolution and how new drivers… The Evolution of Process TCAD in Semiconductor R&D and Manufacturing

  • Thu 11
    Synopsys Keysight
    November 11, 2021 @ 10:00 am - 10:30 am PST

    What’s Needed to Perform End-to-End Testing for 5G Open Radio Access Network SoCs

    Testing an O-RAN Radio Unit (O-RU) SoC at full scale implies sending realistic traffic, in conformance with current specifications and at the right time on the right interfaces to simulate complex scenarios and cover as many corner cases as possible. It requires a robust debug methodology which can provide quick turn around and appropriate window… What’s Needed to Perform End-to-End Testing for 5G Open Radio Access Network SoCs

  • Mon 15
    3DIC 2021
    November 15, 2021 @ 8:00 am - November 18, 2021 @ 5:00 pm PST

    3DIC 2021

    North Carolina State University 1101 Garman St., Raleight, NC, United States

    IEEE International 3D System Integration Conference (3DIC) November 15-18, 2021 Raleigh, North Carolina, USA After a one-year hiatus, 3DIC will once again unite 2.5D/3D researchers and developers from all around the world.  This year’s conference employs a hybrid format of in-person events and virtual events.  Talks, panels, exhibits, papers, and discussions will foster a stimulating… 3DIC 2021

  • Tue 16
    Siemens EDA, November 16
    November 16, 2021 @ 8:00 am - 9:00 am PST

    Practical Flows for Continuous Integration: Making The Most of Your EDA Tools

    Verifying changes to RTL and testbench code prior to releasing to the rest of your team is the best way to avoid committing bugs that cause massive, team-wide disruptions. This webinar takes you through example tool flows that, when used within a Continuous Integration (CI) system, can avoid or even eliminate those bugs and disruptions.… Practical Flows for Continuous Integration: Making The Most of Your EDA Tools

  • Previous Events
  • Today
  • Next Events
  • Google Calendar
  • iCalendar
  • Outlook 365
  • Outlook Live
  • Export .ics file
  • Export Outlook .ics file

Daniel Payne Follow 9,358 1,925

Daniel_J_Payne
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
15 Dec 2000634480407859688

What I learned about signal integrity verification using SPICE and IBIS-AMI, a blog about #SemiEDA technology from Siemens at #SemiWiki, https://semiwiki.com/eda/364269-signal-integrity-verification-using-spice-and-ibis-ami/

Image for the Tweet beginning: What I learned about signal Twitter feed image.
Reply on Twitter 2000634480407859688 Retweet on Twitter 2000634480407859688 0 Like on Twitter 2000634480407859688 0 Twitter 2000634480407859688
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
12 Dec 1999274553164611601

Arteris acquires Cycuity, adding hardware security assurance to their #SemiIP portfolio. See all #SemiEDA deals on #SemiWiki at https://semiwiki.com/wikis/industry-wikis/eda-mergers-and-acquisitions-wiki/

Image for the Tweet beginning: Arteris acquires Cycuity, adding hardware Twitter feed image.
Reply on Twitter 1999274553164611601 Retweet on Twitter 1999274553164611601 0 Like on Twitter 1999274553164611601 0 Twitter 1999274553164611601
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
8 Dec 1998127956322119795

What's new with Integrated Product Lifecycle Management (IPLM)? My blog about Perforce at #SemiWiki, #SemiEDA

What’s New with Integrated Product Lifecycle Management (IPLM) - Semiwiki

I’ve blogged about Methodics before they were acquired by Perforce…

semiwiki.com

Reply on Twitter 1998127956322119795 Retweet on Twitter 1998127956322119795 1 Like on Twitter 1998127956322119795 1 Twitter 1998127956322119795
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
1 Dec 1995564555926470911

Transforming functional verification through intelligence, a blog about Questa One from Siemens on #SemiWiki #SemiEDA

Image for twitter card

Transforming Functional Verification through Intelligence - Semiwiki

SoC projects are running behind schedule as design and verification…

semiwiki.com

Reply on Twitter 1995564555926470911 Retweet on Twitter 1995564555926470911 0 Like on Twitter 1995564555926470911 0 Twitter 1995564555926470911
Load More

Address:

10440 SW Kellogg Drive
Tualatin, OR 97062

SemiWiki Blogs

© 2025 Marketing EDA | All Rights Reserved

Site by Tualatin Web

Daniel Payne Follow 9,358 1,925

Daniel_J_Payne
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
15 Dec 2000634480407859688

What I learned about signal integrity verification using SPICE and IBIS-AMI, a blog about #SemiEDA technology from Siemens at #SemiWiki, https://semiwiki.com/eda/364269-signal-integrity-verification-using-spice-and-ibis-ami/

Image for the Tweet beginning: What I learned about signal Twitter feed image.
Reply on Twitter 2000634480407859688 Retweet on Twitter 2000634480407859688 0 Like on Twitter 2000634480407859688 0 Twitter 2000634480407859688
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
12 Dec 1999274553164611601

Arteris acquires Cycuity, adding hardware security assurance to their #SemiIP portfolio. See all #SemiEDA deals on #SemiWiki at https://semiwiki.com/wikis/industry-wikis/eda-mergers-and-acquisitions-wiki/

Image for the Tweet beginning: Arteris acquires Cycuity, adding hardware Twitter feed image.
Reply on Twitter 1999274553164611601 Retweet on Twitter 1999274553164611601 0 Like on Twitter 1999274553164611601 0 Twitter 1999274553164611601
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
8 Dec 1998127956322119795

What's new with Integrated Product Lifecycle Management (IPLM)? My blog about Perforce at #SemiWiki, #SemiEDA

What’s New with Integrated Product Lifecycle Management (IPLM) - Semiwiki

I’ve blogged about Methodics before they were acquired by Perforce…

semiwiki.com

Reply on Twitter 1998127956322119795 Retweet on Twitter 1998127956322119795 1 Like on Twitter 1998127956322119795 1 Twitter 1998127956322119795
Daniel_J_Payne avatar Daniel Payne @Daniel_J_Payne ·
1 Dec 1995564555926470911

Transforming functional verification through intelligence, a blog about Questa One from Siemens on #SemiWiki #SemiEDA

Image for twitter card

Transforming Functional Verification through Intelligence - Semiwiki

SoC projects are running behind schedule as design and verification…

semiwiki.com

Reply on Twitter 1995564555926470911 Retweet on Twitter 1995564555926470911 0 Like on Twitter 1995564555926470911 0 Twitter 1995564555926470911
Load More

Address:

10440 SW Kellogg Drive
Tualatin, OR 97062

SemiWiki Blogs

© 2025 Marketing EDA | All Rights Reserved

Site by Tualatin Web