-
-
SURGE Virtual Event Taiwan 2021
November 18, 2021 - 13:30PM -17:10PM (Chungyuan Standard Time) Silvaco is pleased to invite you to join its annual SURGE users event, taking place virtually, on Thursday November 18, 2021. SURGE brings the TCAD, EDA, and IP communities together to discuss new technologies, share users’ experiences, and discover innovative techniques for advanced semiconductor design. This… SURGE Virtual Event Taiwan 2021
-
FPGA Conference and Hackathon
We are changing the world through this. So you can! Join the FPGA Hackathon we organize in Kraków to learn more about the technology gaining more and more popularity! Sharing this passion is the reason why we decided to create this Conference and Hackathon. FPGA technology is one of the foundations for the revolutionary projects… FPGA Conference and Hackathon
-
Everything you wanted to know about VHDL configurations
VHDL configurations are a much maligned, much ignored part of the VHDL language. Consequently, many VHDL designers find them quite scary. This webinar seeks to answer the questions you may not have had answered in the past; shedding light on the mystery of VHDL configurations and showing a practical example of how to apply them,… Everything you wanted to know about VHDL configurations
-
-
IP-SoC Conference 21
IP-SoC 2021 will be the 24th edition of the working conference fully dedicated to IP (Silicon Intellectual Property) and IP based electronic systems. The event is the annual opportunity for IP providers and IP consumers to share information about technology trends, innovative IP SoC products, Breaking IP/SoC News, Market evolution and more. The Grenoble event is… IP-SoC Conference 21
-
Optimal circuit sizing strategies for performance, low power, and high yield of analog and full custom IP
There have always been good reasons to port designs to new foundries or processes. These reasons have included reusing IP in new projects, moving an entire design to a smaller node to improve PPA, or second sourcing manufacturing. While there can be many potential business motivations for any of the above, in today’s environment with… Optimal circuit sizing strategies for performance, low power, and high yield of analog and full custom IP
-
How to Sign Off a 10 Billion+ Transistor Design in the Cloud
Advanced semiconductor applications such as artificial intelligence / machine learning (AI/ML) and graphic processing units (GPUs) fully leverage dense, advanced-node technology to push the extreme limits of design size. To signoff such large designs, engineers are increasingly relying on distributed compute methods to accelerate the signoff analysis. Furthermore, given lack of scalability of on-premises compute… How to Sign Off a 10 Billion+ Transistor Design in the Cloud
-
LIVE WEBINAR: How to Simplify the Verification of Bus Interfaces (US)
Abstract: Today’s FPGAs and SoC FPGAs use various types of bus interconnect - such as AXI, APB, AHB, Avalon or Wishbone - for both internal (IP-level) and external communication. A recently added feature to Aldec’s ALINT-PRO allows designers to extract, review and verify the correctness of bus interface connections. In addition, ALINT-PRO is capable of… LIVE WEBINAR: How to Simplify the Verification of Bus Interfaces (US)
-
58th Design Automation Conference
Moscone Center 747 Howard Street, San Francisco, CA, United StatesThe Design Automation Conference (DAC) is the premier event devoted to the design and design automation of electronic systems and circuits. DAC focuses on the latest methodologies and technology advancements in electronic design. The 58th DAC will bring together researchers, designers, practitioners, tool developers, students and vendors.
-
Fostering a Photonics Ecosystem for Sustainable Adoption
Integrated photonics adoption has made tremendous progress but is still slow and uneven outside of its most common use in data communications. What will it take for photonics to become a “standard” technology in the toolbox of system designers? Join Cadence for the sixth-annual CadenceCONNECT Photonics event on December 7 – 9 to find out… Fostering a Photonics Ecosystem for Sustainable Adoption
-
SEMICON West
Moscone Center 747 Howard Street, San Francisco, CA, United StatesYour Health & Safety is our first priority— Proof of Vaccination is REQUIRED to Attend SEMICON WEST IN-PERSON SEMICON West 2021 HYBRID IN-PERSON Dec 7–9 | Moscone Center, SF, CA Virtual | Online 24/7 SEMICON West is THE place to reconnect with colleagues, partners, customers, and find new connections to drive your business forward. It’s where the entire extended electronics supply chain… SEMICON West
-
Ensuring Standards Compliance: Automating Post-Route Analysis for Hundreds of Serial Links
Presented by Todd Westerhoff, Product Marketing Manager for High-Speed System Design, Siemens EDA Abstract The PCB layout team has just handed you back a routed database with hundreds of serial links routed to your specifications — now what? How can you validate every link-as-routed for protocol compliance before releasing the design? If you're like most… Ensuring Standards Compliance: Automating Post-Route Analysis for Hundreds of Serial Links
-
PCIe 6.0 From IP to Interconnect in High-Performance Computing
ABSTRACT: PCI Express (PCIe) is one of the most popular interface technologies in the world. Interconnects for high-performance computing (HPC) in the data center, cloud and AI edge continue to increase in speed and density. System architects, SoC designers, PCB developers and SI engineers are challenged as never before to implement bleeding edge solutions. In… PCIe 6.0 From IP to Interconnect in High-Performance Computing
12 events found.