-
-
Silvaco UseRs Global Event – Japan
開催日時：2021/11/02 13:00 SURGE (Silvaco UseRs Global Event)とは、シルバコが開催するワールドワイドのイベントです。 SURGEは、TCAD、EDA、IPの各分野において、新しい技術について議論し、ユーザの経験を共有し、先進的な半導体設計のための革新的な技術を発見するためのイベントです。 本年は、オンラインでの開催となります。 当日ご参加いただき、アンケートにご回答いただいたお客様の中から抽選で50名の方にAmazonギフト券1000円分(Eメールタイプ)を進呈させていただきます。 この機会に是非ともSURGE Japanにご登録ください。
-
Osmosis 2021 (OneSpin User Group)
What is Osmosis? Osmosis is the name for all users’ group events for customers and partners of OneSpin: A Siemens Business, provider of electronic design automation (EDA) tools for integrated circuit (IC) integrity verification. Though the Osmosis name is an acronym (OneSpin Meeting on Solutions, Innovation, & Strategy), it was chosen intentionally because of what the term osmosis represents: movement in two directions. In this… Osmosis 2021 (OneSpin User Group)
-
Understanding Random Stability in SystemVerilog and UVM
Webinar Overview: A common issue with constrained random simulation is being able to reproduce random stimulus for debug purposes and for locking down regressions test suites. This is especially problematic when the source code needs to be modified and is known in SystemVerilog as random stability. In this webinar, we explain: Random stability in SystemVerilog… Understanding Random Stability in SystemVerilog and UVM
-
28th Electronic Design Process Symposium
In 2021, the Electronic Design Process Symposium (EDPS) is in its 28th year, and it continues to serve as a leading forum for thought leaders of the design community from industry participants as well as academia. We invite industry leaders to discuss state-of-the-art improvements to the electronic design processes and CAD methodologies, emphasizing trends and… 28th Electronic Design Process Symposium
-
Constraint Random Verification with Python and Cocotb
Abstract: Testing digital hardware has never been an easy job, and it won’t get easier any time soon. But that doesn’t mean writing test code can’t be enjoyable and productive! Cocotb, an approach to use Python as verification language, is bringing the joy back to verification. It allows developers to start with small, directed testbenches,… Constraint Random Verification with Python and Cocotb
-
Wafers to Wall Street—The Road Forward: Look at Technology and the Emerging Trends Affecting Growth
Biamp Systems 9300 SW Gemini Dr., Beaverton, OR, United StatesA Look at Technology and the Emerging Trends Affecting Growth Over the past year, we have seen major companies continue to make significant, impactful investments in their operations as they look to meet market demand. Join Industry and Wall Street Experts for an in-person forum to discuss the various facets driving current growth, semiconductors’ future… Wafers to Wall Street—The Road Forward: Look at Technology and the Emerging Trends Affecting Growth
-
Boost LPDDR5 Verification from IP to System Level
Overview Low power DRAM is being adopted in a wide array of markets, including automotive, PCs and networking systems built for 5G and AI applications. The specification complexity is increasing to meet higher bandwidth, better performance and extended latencies for multiple use cases. Ensuring that JEDEC low-power double data rate 5 (LPDDR5) specification and overall… Boost LPDDR5 Verification from IP to System Level
-
CXL and IDE: Important Considerations of Protecting High Speed Interconnects
In a few short years, CXL (Compute Express Link) has evolved from an idea to a rapidly proliferating low latency interconnect standard being adopted into data centers, high performance computing, and cloud computing. However, as the adoption has increased, so has the security threat model users face. To address this, the CXL 2.0 standard has… CXL and IDE: Important Considerations of Protecting High Speed Interconnects
-
Methodics User Group – November
Join our monthly session with Methodics IPLM experts and other users for open discussion, Q&A, and product demos. Next Session: November 9 | 1:00 P.M. EST Each 45-minute session offers a new opportunity to: Learn/share best practices. Interact with and learn from other users. Have Q&A time with our product experts on usage and methodology.… Methodics User Group – November
-
Workforce Shortages—Meeting Challenges for the Semiconductor Industry
As demand for semiconductors is increasing, foundries and other makers of chips are expanding their manufacturing capacities. With new fabs bringing thousands of new jobs to the US, Texas is ready to secure many of those positions. Where will we find the talent to fill the upcoming surge of engineering and technical personnel needed to support our… Workforce Shortages—Meeting Challenges for the Semiconductor Industry
-
Jasper User Group 2021
It’s time for our annual formal verification user group CadenceCONNECT: Jasper User Group 2021. This in-depth technical conference connects designers, verification engineers, and engineering managers from around the world to share the latest design and verification practices based on Cadence® JasperGold® formal verification technologies and methodologies. This user group has become the premier industry event for formal experts… Jasper User Group 2021
-
Virtual Prototyping Day – Silver: Accelerate Your Innovation with Virtual ECUs
Synopsys invites you to the Virtual Prototyping Day – Silver, a virtual event on virtual ECUs and applications in automotive software development. Users share their experiences with the latest techniques and methodologies using Synopsys Silver virtual ECUs. Attendees will learn about how Silver supports new trends and industry standards in automotive with presentations by Daimler,… Virtual Prototyping Day – Silver: Accelerate Your Innovation with Virtual ECUs
12 events found.