-
Hardware Verification using VirtuaLAB
VirtuaLAB protocol solutions offer a full-stack testing environment with seamless connectivity and stimulus traffic generation for designs under test. It operates autonomously, adapting to scenarios without requiring protocol knowledge from the user. VirtuaLAB significantly reduces test and compliance suite regression times, running at high emulation speeds, integrated with Protocol Analyzer for complete protocol visibility and… Hardware Verification using VirtuaLAB
-
TSMC OIP Ecosystem Forum Japan 2024
Grand Hyatt Tokyo 6-10-3, Roppongi, Minato-ku, Tokyo, JapanLearn About: Latest updates on TSMC 3DFabric™ chip stacking and advanced packaging processes, InFO, CoWoS®, and SoIC, 3DFabric Alliance, and 3Dblox™ standard, plus innovative 3Dblox-based design enablement technologies and solutions, targeting HPC, AI/ML, and mobile applications Comprehensive design solutions for specialty technologies enabling ultra-low power, ultra-low voltage, analog migration, RF, mmWave, and automotive designs targeting… TSMC OIP Ecosystem Forum Japan 2024
-
ICCAD 2024
Newark Liberty International Airport Marriott 1 Hotel Rd, Newark, NJ, United StatesThe International Conference on Computer-Aided Design focuses on advancements and research in the field of electronic design automation (EDA) and computer-aided design (CAD) for integrated circuits and systems. Topics include innovations in design methodologies, tools, algorithms, and technologies related to the development of electronic systems. The International Conference on Computer-Aided Design focuses on advancements and… ICCAD 2024
-
Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
High Bandwidth Memory (HBM) has revolutionized AI, machine learning, and High-Performance Computing by significantly increasing data transfer speeds and alleviating performance bottlenecks. The introduction of next-generation HBM4 is especially transformative, enabling faster training and execution of complex AI models. JEDEC has announced that the HBM4 specification is nearing finalization. In this webinar, you will learn how… Verifying the next generation High Bandwidth Memory controllers for AI and HPC applications
-
ITC 2024
Hilton San Diego Bayfront 1 Park Blvd, San Diego, CA, United StatesInternational Test Conference, the cornerstone of TestWeek™ events, is the world’s premier conference dedicated to the electronic test of devices, boards and systems-covering the complete cycle from design verification, test, diagnosis, failure analysis and back to process and design improvement. At ITC, test and design professionals can confront the challenges the industry faces, and learn… ITC 2024
-
Verification Academy Live: Austin
Top Golf Austin 2700 Esperanza Crossing, Austin, TX, United StatesOverview This seminar will update you on technologies and techniques you can adopt to increase your verification productivity today. Specifically, we will cover: How the new AI/ML paradigm shift across the industry is enabling functional verification productivity gains. Protocol and memory verification solutions you need for your next silicon verification project. Data-driven verification with automated… Verification Academy Live: Austin
-
Navigating Trends and Tools in Automotive Design with Cadence
Join us for our first webinar in this insightful series, where we explore the rapidly evolving automotive landscape. We will focus on the rise of autonomous and electric vehicles, highlighting key trends such as ADAS, software-defined vehicles, and zonal architectures. Learn how Cadence’s advanced automotive solutions are addressing the increasing compute demands and in-vehicle networking… Navigating Trends and Tools in Automotive Design with Cadence
-
Phil Kaufman Award & Banquet
Hayes Mansion 200 Edenvale Avenue, San Jose, CA, United StatesThe Phil Kaufman Award honors individuals who have had a demonstrable impact on the field of electronic system design through technology innovations, education/mentoring, or business or industry leadership. The award was established as a tribute to Phil Kaufman, the late industry pioneer who turned innovative technologies into commercial businesses that have benefited electronic designers. Electronic System… Phil Kaufman Award & Banquet
-
Navigating COTS-IP in DO-254: Strategies for Safe and Efficient FPGA Design
The integration of COTS-IP (Commercial Off-The-Shelf Intellectual Property) components in FPGA-based Avionics systems can significantly speed up development and enhance performance. However, it also introduces unique challenges, as these components may not align with the strict aviation development assurance standards required for DO-254 compliance. This webinar will guide you through the process of balancing the… Navigating COTS-IP in DO-254: Strategies for Safe and Efficient FPGA Design
-
APCCAS 2024
Chang Yung-Fa Foundation No. 11, Zhongshan S. Rd., Taipei City, TaiwanThe APCCAS is a major international forum for researchers, scientists, educators, students and engineers to exchange their latest findings in circuits and systems. It covers a wide range of topics including, but not limited to the following： Artificial Intelligence Circuits, Systems, and Applications Digital Integrated Circuits and Systems Analog and Mixed Signal Circuits and Systems… APCCAS 2024
-
IEEE World Technology Summit – AI INFRASTRUCTURE
San Jose Convention Center 150 W San Carlos Street, San Jose, CA, United StatesThis event features top executives from around the world who describe the burning issues surrounding AI and how to solve our immediate problems, focusing on these core areas: AI applications and their required infrastructure Silicon to support AI applications Systems to support AI applications Security and Standards AI is critical to our future. Please join… IEEE World Technology Summit – AI INFRASTRUCTURE
-
Rise Together Beyond RTL : Practical Techniques for Improving ASIC Design Efficiency and Early Verification
High-level design techniques and automation tools to address the limitations of traditional RTL, reduce verification times, improve performance, and manage growing design complexity—integrating seamlessly. What You'll Learn: This Lunch & Learn offers an in-depth look at Rise Design Automation tools and illustrates how high-level design and early verification techniques can bring value to your projects.… Rise Together Beyond RTL : Practical Techniques for Improving ASIC Design Efficiency and Early Verification
12 events found.