-
Maximizing the Benefits of Virtuoso Layout Suite XL
Find out how the Virtuoso Layout Suite XL you’ve known for many years is setting new standards in custom layout authoring. The connectivity-driven paradigm keeps the layout in synch with… Maximizing the Benefits of Virtuoso Layout Suite XL
-
Hierarchical Analysis of EM Crosstalk with EMX Planar 3D Solver
Identifying sources of electromagnetic (EM) coupling and safeguarding today’s complex electronic designs from EM crosstalk are daunting tasks. For designs with multiple levels of hierarchy, identification, and detailed analysis of… Hierarchical Analysis of EM Crosstalk with EMX Planar 3D Solver
-
High-Performance RTL Simulation Workflow with Libero and Active-HDL
Based on recent industry research, the FPGA market was valued at approximately USD 7.5 Billion in 2023, with an expected compound annual growth rate (CAGR) of around 10% by 2032.… High-Performance RTL Simulation Workflow with Libero and Active-HDL
-
Guiding your aerospace electrical journey
Aerospace electrical/electronic (EE) design requires a delicate balance between innovative technology and uncompromising reliability. Meanwhile, the pressure to get products to market faster is growing exponentially. Finding ways to design… Guiding your aerospace electrical journey
-
Ansys 2024 R1: High Frequency Electronics What’s New
Learn about the latest improvements and new features to the high frequency electronics simulation tools. There are many enhancements for engineers involved in RF, automotive, A&D, and consumer electronics designs… Ansys 2024 R1: High Frequency Electronics What’s New
-
Embedded World 2024
NürnbergMesse Messezentrum 1, Nurnberg, GermanyThe embedded world Exhibition&Conference provides a global platform and a place to meet for the entire embedded community, including leading experts, key players and industry associations. It offers unprecedented insight… Embedded World 2024
-
Virtuoso – Finding Hidden Treasures to Accelerate Routing Your Layout
Every layout designer frets over routing all the interconnects DRC clean and correct as per the circuit designer’s expectations. On the one hand, you want a magic wand that just… Virtuoso – Finding Hidden Treasures to Accelerate Routing Your Layout
-
Siemens EDA – TechDay Grenoble 2024
Siemens EDA Technology Day in Grenoble is your opportunity to learn, grow and connect with fellow technical experts who design leading-edge products using Siemens EDA tools. This event is dedicated… Siemens EDA – TechDay Grenoble 2024
-
Cadence Managed Cloud for Cost Efficient and Productive Chip Design
Join us for an informative webinar, as we unveil the capabilities of our cloud solutions designed to revolutionize EDA workloads. Whether you require completely hosted environments or need peak/burst capacity,… Cadence Managed Cloud for Cost Efficient and Productive Chip Design
-
Making a Structured VHDL Testbench – A Demo for Beginners
Abstract: This demonstrated tutorial is intended for designers and verification engineers who want to learn to make better and more structured testbenches. This session will show you what is needed… Making a Structured VHDL Testbench – A Demo for Beginners
-
Open Source Summit – North America
Seattle Convention Center 900 Pine Street, Seattle, WA, United StatesRegistration Cost: $15 This half day program will Introduce the audience to the many aspects of open source hardware and software development, and how it is helping the industry to accelerate… Open Source Summit – North America
-
Win The Tick to Trade Race by Root Causing Bugs Faster with the Latest Innovations In QuestaSim
Root causing RTL design or simulation testbench bugs can be tedious process, especially if just relying on traditional waveform viewing and debug. Also, it can be costly if more sophisticated… Win The Tick to Trade Race by Root Causing Bugs Faster with the Latest Innovations In QuestaSim
12 events found.